

1

ζη,

**≓**, ∵

Cirrus Confidential Business Information

CL 41981

Pissi Semironductor

fre trend aft he tical hardears his tice mide it trends and have المريا إلى هو ياسانيون في و هوانا يوم ما يوم الاراق و ال ARCHIE CTURAL OVERVIEW

8 8 È į RICH date and a greative port with both & bit VDA and 12 bit high restriction print. Be display func-tions rectute.

hardware curto renirah and a cembratan ol Ithaa graphits aranay cen

d'spiny of the roter MGA data.

Description of the Baucol H Heat System branders

The CL P BY 200 connect diserty to 15 a p. d. sur a buses, we seem by decorping 8 to bin self see and re amonthy as an 8 by perphera its man-self set at CA business are aministed most of the contry ue' d'euty common la meny persone' romput system expension boards

Construction of the constr The same of the same

Cirrus Confidential Business Information

I've CI Pazzeo hee a veleo pod by VCBC: 0:

Wido bear Priestons

The vice by a nie to a access dynised video in a set o region it mines. The video data at semite and control of the first output formal, then to minest and to reverted and processed graphics data and to the relationships of the control of the con

:::

Mernel 748 38 bit hous FIFO that supports

24 bit ROB data [up to 40 mega phans]

18 bit ROB or YCDC data [up to 83 mega · 38 by men deta perh.

(0,00,0

chamberos bimsi elgomeni color apace interpotention 700m tontrol

The CL-PX2080 accepts data from the graphics depis acurca finough either of two pains Oraphics froms Buffer Interface

· a 32 bit VRAM serial date perh . an 8 bit VOA dete peth, or

In response to customer demands for brinessed performers, the delight subsystem in many new systems has registed onto the host processor. But The CL PX2000 is designed to accommodes.

Both paths allow CL:PX7060 based, nartigenera-tion PC graphtta authorystems to maintain compati-

Agent | Company | Court | Court | Court

2 2

IA

900

PRE IMPRA

CL 41982

Para Dem Bat

During the CL-PX2080 a power down condition, the DACs power down and he RAM enters a lost power, date, researing standay made. The process

Orte ( of Bear Į. Toraco Leader 中門 To builde

CL.FX20MO M. dadAC

designed to accept date from VRAM serial ports, can be used with a variety of erchi-tectures.

VGA Imeriace

The CL P K2000 Implements on on-chip, three-col or, user deheable herdness cursor in a 22x12x2 be memory. This cursor works in both the lace of and non-trienfaced systems.

Plast Domiconductor

Inse color (CLUT bypees) option

The graphics overlay controls allow a video image and a graphics image to be combined using a re-riety of operations (see figure right) Oraphics Overlay Correct

Dunpun DACe

played on the screen. The graphics overlay con-inche determine which graphics pries are transpar-en. The CL PATOD has \$40 possible overlay combinations based on the video prisiting bit, he graphics plast overlay color, and the XIV sindow of the video data.

The CL-PX2080 has three video spaed, g his dy his to-enabg conventers, his mal compensions to provide the sense function, and spire alignment togic. These form a complete RITR monitor inter-

H ĮĮ. ij

CI FXIMO MALLONAL

SOFTWARE SUPPORT
This Samitimity to pooles a complea activity
for computer based index Miller at some says
for the major to a factor and the some
mant free has been up a mill add a button in

CL 41983

Cirrus Confidential Business Information

*≟*: :

CL-FX10NO M. A.DACT

CL.FX2080 MADADAC

₹ =

Cirrus Logic Direct Sales Offices

|               | UNITED KINGDOM<br>Heriorishie, England<br>TEL: 440727-072424<br>FAX: 440727-075918 |  |  |   |
|---------------|--|--|--|---|
| International | JAPAN<br>Bohyo<br>TEL: 817: 5388 5300<br>FAX: 817: 5388:5540                       | 9840 APORE<br>TEL: 65/333122<br>FAR 65/332166                | TAIWAM<br>Tet begg 718 4533<br>Fax 8867 718 4539                       | GERMANY<br>Hersching<br>1EL: 40/8152 2030<br>FAX: 40/6152-6211              |
|               | 9. CENTRAL AREA<br>Austin 1X<br>TEL: 912794 9490<br>FAY: 9127794-8069              | Plano, TX<br>TEL: 2147805-2334<br>FAR: 2147804-3118          | W. EASTERN AREA<br>Andore, MA<br>1EL: 508/474 8300<br>FAR 508/474 8148 | 8. EASTERN AREA<br>Bocs Raton, FL<br>TEL: 407/894 8883<br>FAX: 407/894-8887 |
| Domestic      | M. CALIFORNIA<br>San Jose<br>TEL: 408/436 7110<br>FAX: 408/437 9980                | B CALIFORNIA<br>Luein<br>TEL: 714758 8303<br>FAX 214758 8303 | Increased Onto<br>TEL 105/271 5381<br>FAX 805/271 5382                 | ROCKY MT ANEA<br>Bourbe, CO<br>TEL: 303/038-0738<br>FAX: 303/440-5712       |

### The Company

Cirrus Logic, Inc., is a leading supplier of high brings also porpheral coaroller circulus for mass niceage, graphles, and data communications. The company also produces state of the an software and farmware in complement its product them. Cirrus Logic technology is used in leading edge personal comparers, organizations, and effice setomation.

Placi Sonkondwater, line, a ambaddery of Chrva Logic, line, is a developer of integrated chevits for advanced display systems. These chevits anable the integration of real-time video with readilional computer graphs.

Chrus Logic's estemative quality estemants program — one of the industry's most stringon — entares the timost is product reliability. Talk to our systems and applications specialists; see how you can brond from a see a kind of serubconductor company — Chrus Logic.

O Capyright Pitel Somkonductor, Inc., 1992

Activated as in production, but to width Ad described and have just on the Section of the Sectio

CIRRUB LOBIC, No. 3100 Wort Waren Are Person CAMSM TEL 810429 0500 FAX 510770 910

PRELIMINARY — September, 1882

787070 001

May 1991

Cirrus Confidential Business Information

Cirrus Confidential Business Information

CL 41985

|   | :   | i          |                 |  |
|---|-----|------------|-----------------|--|
|   | : : | 5 .<br>E : |                 |  |
|   | 7   |            |                 |  |
| _ | 2   | ANED B     | HOMAL DI        | MONAL DESCRIPTION  |
|   | =   | Processor  | Appl value      |  |
|   | *   | Proceeding | en Meries       |  |
|   | 2   | 5          |                 | Copposence But Marks   |
|   | :   | Z O        | O sepher Per la |  |
|   | •   | Video P    | Port Interlace  |  |
|   | :   | Monto Im   | The last        |  |
|   | •   | 2          | :               |  |
|   | :   | Š<br>₹     | :               |  |
| _ |     | SACE L     |                 |  |
|   | -   | -          |                 |  |
|   | •   |            |                 |  |
|   |     |            | MCA             |  |
|   |     | •          |                 |  |
|   |     | :          |                 |  |
|   |     | :          |                 |  |
|   | :   | 3          |                 |  |
|   | ;   |            |                 |  |
|   |     |            |                 | :  |
|   |     |            |                 | · · · · · · · · · · · · · · · · · · ·  |
|   |     |            | 226             | MUDINITIES OF THE CONTRACT OF  |
|   |     |            | 2 ~ 6           | YUV 422 VIDEO NPUT DATA  |
|   |     |            | 2<br>2<br>3     |  |
|   |     |            | 222             | i  |
|   |     |            | 3225            | ROB VIDEO INPUT DATA   |
|   |     | 333        | 8               | rited Codes.   |
|   |     | 3.2.4      |                 | - Cruette.   |
|   | C   | Ž          | to Frans        | Buller Interfects And Processing   |
|   |     | 131        | VRAN            |  |
|   |     | 332        | M               |  |
|   |     | 333        | VPAM C          |  |
|   |     |            | 333             | Orephys Data - 050gm st  |
|   |     |            | 333             | OSCO1 SI Mapping to Plus Part Interface  |
|   |     |            | 3333            | DAME van Flad Duffathan  |
|   |     |            | 3334            | Part Real Mat Reptor   |
|   |     | 3          | Y NAM Y         | of Medical Operator  |
|   |     |            | 3341            |  |
|   |     |            | 3342            | True Cale Operation  |
|   |     | 336        | Ī               | Curve Operation  |
|   |     | 330        |                 | Hemay Acass  |
|   |     |            | 331             | Cets RAM Data Access   |
|   |     |            |                 | The second secon |

Cirrus Confidential Business Information

₹· ;

Cirrus Confidential Business Information

6

FX 1080 M.A.DAC

CL 41987

Sepander 1993

list of Figures

P.Y JOHO Medading

List of Tables

(184 Bud) DM Timby for Read Access (194 Bud) I for White Access (154 Bus)

Cirrus Confidential Business Information

CL 41988

September 1993

-

-

FX 2040 Medalyan

₹, :

•

Cirrus Confidential Business Information

CL 41989

Mer 1981

PREUMONARY - 07492

\*\*\*

₹, :

CI.PX1080 Medadac 1. PIN INFORMATION

The CL: PX3000 Medie0AC<sup>m</sup> is enabled in a 160-ph Plastic Qued Fat Pack (PQFP) device that can be comfigured by ISA, MCA or Coproces sor bus implementation.

1.1 Pin Diagrams

CL-PX2080

Figure 1-1. Pin Diagram — BA Bue Centiguration

Cirrus Confidential

Business Information

Figure 1-3. Pin Diagram — Capraceses: Bus Centiguration CL-PX2080 CL.PX3080 Nedadace Sopember, 1972 \* Cirrus Confidentia! **Business Information** May 1991 W. Banal Figure 1-2. Pin Diegram — IMCA Bus Configuration CL.PX2080 Predictor during CL 41991 •

<u>\_</u>, \_

CI.FX1080 Medenace Business Information C.L. FX30MO M. LaDACT إيام الماسيق المارد في المادة الماما في المامان والمامانية Piss! Semironductor 1.2 Pin Assignment Table

Pinel Demiconductor

Cirrus Confidential

CL 41992

CI.FX2000 McAaDACT

FUNCTION

3

\*\*\*\*

*≟*, ∵

CL-FX2000 Midadac

2. DETAILED SIGNAL DESCRIPTION

2.1 Processor Interface - ISA Bus Mode

CPU Address High Byte; Byte; Byte; Bytesty the remotes to be ac-cread duting an IVO or memory sych.

CPU Address and Data Low Byte; The bown byte of address in multiple and with low byte of dets certained; to benefit does to and from the CL. PRITORD duting as IVO sych. ĭ 8 ë R 22 8 BACIT O SAITS

• 5 VTC for Digital (right and bisorians Rules

Grand to Oghal tight and Interlena Bullari

No Wall Obsta: The open deah extud specifies that the host should no account take open. The default 19Abus sych is one wall date. VO Reed: This active less trans althrest indicates on VO read cycle 60 Write: This active for training industries on 10 wite cycle 2 2 2 3 3 EE 0

F. 6

3 2

1 ž =

2

May 1991

Cirrus Confidential Business Information

CL 41993

Pisel Semiconductor

0

2

ž

Ound to DAC

£ £

DACVDO

: : :

4 4 4 2 2 2

E

02110

Ę

٤

CPU Address Han Byte A15 fil confer he removes to be ac CPU Address and Des Less Byts: ATAT Of the multiplesed with date externely to handle date to and from the CL P (2000 during

12

5

P.104

E E

C.F.FX3000 Medadate

CL-PX1080 Moderation

₹. =

3 Ĕ

2.3 Processor Interface - Coprocessor Bus Mode

| Signal  | £     | Ě          | <b>10</b> | Function   |
|---------|-------|------------|-----------|--|
| nsis o  | 2 K   | · <b>-</b> | E         | Ne globel Belacti RSJ4 Ojapadly ina belannal register to ha accome<br>ed ducing a CL iP X2000 IO sych.   |
| D1, 01  |       | ٥          | 2<br>X    | Date: QT Of be an adde high bitilised base base used to acress the beenst control control segisters.   |
| .e O    | 8     | -          | E         | 10 feed Cyrte. The edite for band eignet indicates on 173 read egicle.   |
| JA C    | 5     | -          | Ĕ         | VO WHIte Cycle-This active has bond alynet indicates on VO read eye.b.   |
| 13638   | 2     | -          | E         | Resert: The active high braid eigenst indicates that the Ct. P.12000 is to come all activity and perform a handware count.   |
| <br>C   | •     | _          | E         | Only Behavis This active law legal bedustes that the Ct. P.120801s.<br>being accessed by the heat system.  |
| io :isa | 8     | -          | É         | Bus Betheti. These two bits indicate the bee mode soluded for the operation of the QL PRODO.  (Bit has mode)  1 MCA the mode of the CA |
| 오       | 63.52 | MA.        | MA        | No Cornect (must be left fleeding)   |
| Ş       | 7     | MA         | ¥.        | No Correct frame to ten Souting)   |
| ç       | 47.48 | ¥          | ¥¥        | No Correct (must be left Beading)  |
| ٤       | 21    | MA         | MA        | No Comment (muse) he tark theeding)  |

Cirrus Confidential Business Information

Reset: The active high bout eignal indicates that the CL PJ2000 to to come of activity and perform a hardware reset. Biths 9: The edite for signal made with MrIO' and 31' to gree If the arrest bus cycle (see table under MVIO')

2

8 E 8 E

D 1 K

2

2

CL 41994 2

2.2 Processor Interfece MCA Bus Mode

Pitel Semiconductor

2.4 Oraphics Port biselers

Ě ξ

CI.F.Y.2000 M. LaDACT

**₽** □

CI-FX2000 MedaDAC BORDER. CBLANK 2 8 and 18 bis par paid (IPS) askeds when the VCM acuted OSO source may the graphbaldess path OSO(3) (0) to bert Its safty adjoid (C) if Allimated bits must be commended.

£

2

Arthe Display Berder, BOTOE R., BLANKT, and OPS specify shafter the DAC autysts are before a capitals are sure, plact, or border eater, as shown below. BOHDER's a tunner a depthy box 71.12 11:0 3 Ē 0 0 0

=

2

2 3 8

3

And Chert & Pil II to the ville byte doch I to selected

İΞ

12

٥

E

ž

Ē

0

5 =

SCIR

٦

Ĕ

2

18

E

Cirrus Confidential Business Information

2

200

¥300 1305

CL 41995

2

2

2

CL-FX3000 MALDACT

<u> -</u>, -

1770 # 2 E B E E 3 8 5 CL.PX2080 M.A.DAC. 2.7 Powe DACVDD DACV99 1 2

11111081

70,00

+8 VOC for Digital Logis and Interface Buffers; Each VDO pin med be connected directly to the VDO plane.

3

Cirrus Confidential Business Information

CL 41996

2

r

Ž

0

3

VREF

Plant Semiconductor

2 5 Video Portinieriere

3

Ē

3 ž ž \$ ž 2.8 No Connects £ 2 2 These Cooks began (In to saving salps, VCIR closes V10(7) of ord CO(7) of dies was the CLP POORD began sides (FEO E VME is began VCIR is governed by the savins what processing the VIR is governed by the savins about the dies without the control of the CO IN CO IN COUNTY (In the COUNTY COU FIT O Full budication: FIEOFULL' is assorted loss piron a full B condition accurs in the 196 deup double plaif FO, is before to the animum sites source that the FIFO is nearly full. White Bauma Dale: Video data Inquin to the CL P.XD000 (Vingili)
VXX)1: (c) The CL P.XD00 exports the following formats in both
Ingred and untaged modes: 16 bit VXIV (4.2.7): (8 b) ROB
(5.5.1) (8.5.1) Al R.D00 (10.6.1) VCLK handers (8.b) modes as 2 pt
(8.b) pro plant word. Zoom Control Code: 2CIT of exact yearen's extent for brango telement alignment of the trade titles deserve VIVII of (infor-used oth CL P12070) Areleg Dius: 8 is the enalog blue channel from the 8 bit dights to Member Dense; Three bond detecting compositions includely model for set of the set of th Analog Red. R is the enalog rad channel from the 8 b1 digtal to enaby comenter Carrent Reference : IRET larke requied 8 8 mA reference current for the DAC. Analog Green: O is the enalog green channel from the B bit db 111.0 5 Ž Z 3 Ž Ě 0 0 ٥ 2 6 Monitor Interface 13 15 3 ξ 2

48 VDC for BAC; DACYCD must be decoupled from digital VDO with a femble based on halvater.

Oversal for BAC; DACYES must be connected to the analog ground galone.

No Corenect (must be telt Beading)

(Bugger Hal of heading)

Pisel Semironduries

3. FUNCTIONAL DESCRIPTION

The CE FRZOBO Mente DAC — is a multi source dry latito annehing intellection rest an intensional mile and mente and secondarial describing the form in the functional degree in infigure 3.1, the CE FRZOBO has three input ports.

- . B WHOO POW BOA BY YUV IN RGB GER AND
- Imp graphita input ponsitor 8 bit VGA or 37 bit high resolvion graphits
   The output is movilor can be presidential or the code fIGB. The video processing functions of the CL prizoso Medium ACP include.

- gamma consertion. The CLI PEXCOOL Mathalfield. The striction a hardware clintor, and a combination of these graphics over

1 DIES . To a

Figure 3-1, Ct. PX2080MedieDAC\*\* Functional Block Diagram

Cirrus Confidential Business Information CL 41997

2

CI\_FX2000 MedaeDAC

CT.FX2040 McAaDAC

Figure 3.2 shows a more detailed CL.PX2080 MediaDAC\*\* block diagram




Figure 3-2. CL.-PXZ086MedieDAC\*\* Detailed Blech Diagram

CI.-PX2000 Nobadace

CI. FYIONO MARADAC

æ. <del>.</del>

Table 3-2. Bus Selection Pine

Bue Beleeted 0:150 MCA Bu

Cirrus Confidential Business Information

CL 41998

May 1981

3 1 Host Bus Interfere

Pleat

The CL PROOF brancher on aim bries but prototols

. Mero Charvel Architecture (MCA) bus and . Industry Sanderd Arthulastics (S.A) bus

· form herdness misnars

As drown in labe 3 ton page 28 like bus the lans signals there arominon estating pins. For a com-plete pin essement lable, rater to Sarrion 1.2 on page 1.7

Table 3 1 Host System Bus I'O Pine

| Ag.  | 13A bitertace | A CA           | MCA brientece | Less! Hardware brieriscs |
|------|---------------|----------------|---------------|--------------------------|
| i    | 0             | ¥              | -             | NC .                     |
| _    | Ş             | <b>1</b> 0 0 0 | 8             | 5                        |
| -    |               | 4:5:3          |               | ¥                        |
| - 1  |               | E 7            | -             | - lo •ka                 |
| <br> |               | .000           | _             | - I                      |
| -    |               | 0              | -             | 63                       |
| -    |               | .:5            | -             | .BO                      |
| - !  |               | 9.             | -             | .MQI                     |
| 0    |               | .v.            | 0             | 2                        |
| ٥    |               | PiQQ           | 0             | NC P                     |
| -    |               | CORESET        | -             | RESE! .                  |
| -    |               | 95(10)         | -             | 1 6150                   |
| -    |               | -              | -             | 1                        |

The CL.PH2080

Semiconductor 311 154 BUS Interfece

The CLIP EXDAN breviews with an ISA hos using the provised in the tim Assignment Table on page 17 to support IO seat and and write tydes. Since the ESR of the address and the data pins ere multiplesed, a cross semiliar semiliar types. It is served to present consented between arthress and data built.

W. Land

|--|

CL.PX1080 Mid.DAC

**≓**. :

d DEN' is essented, disabiling the additions bufers and enabling the data buffers. After the appropriate time internet, the system negates fOR's and textures the data from the SD bus.

DOIR goes Mah.

The I/O buffers of AD(7 0) change from output to Input mode

£

į į

44.8

Condition ICM HEED AND HOUSE - 1 - ( Tag of E.E.) ---

> Cirrus Confidential Business Information

Althrugh the ISA but auppoins both mamory mapped and IO mapped cycles, the CL PX2080 responds only to IO mapped but cycles. Figure shows a typical ISA 8 bit t/O cyde, flustraing both the similarities and differences in the read and Figure 3-3 Example 19A Interfece Circuit

Figure 3-4. 19.A G-bit 110 Cyels

700

4]

The loftowing is the sequence of events for a read cycle. wills cycles

- A vaild address within the address range of the CL PX2080 subfiltes on the address bus. The CL: PX2080 decodes the address and essents NOWS.
- On the latting adga of BCLK in 12<sup>1</sup>, the system samples NOWS' and assents IOR<sup>1</sup>. Assenting IOR<sup>1</sup> causes the following
  - the CL PX2080 latches the address on 8A(15.8) and AD(7.0) on the falling edge of IOR1; the I/O bullers of AD[7 of change from Input to output mode?

    - DDIR goes fow, using the external bullers to output to the SD bus;

1 154 eysteme have antidely varying liming. Any dealign should include a careful enalysis considering the timble exectly executed the second sectly of 2 on page 82 for additional bitumation.
2 The chould should be designed to dealib this the type adde out builter on IQR' seserition.

Soprate, 1997

5

=

!

jag è 41

8 8

CL 41999

September, 1993 ...

May 1991

Pierl

11.9 MCA BUS Interfere

five (i.f. R.) Table sing ports (O. 1884 and I.) as in great this fact which and constitution of the connection of the minute size of the size factors of the size factors of the factors

BITI MCAIOREM

Figure 3.5 shows a hypotal MCA B bit I/O type. The CL PIROND Bitches the address present on ALS 91 and ALS 0 flowers the address present on ALS 91 and ALS 0 flowers the CL PIROND accordance to the ALS 0 flowers the address the ALS 0 flowers 1 flowers the ALS 0 flo اعداد و الم والله الله و و و و الله و و الله

|  | )d ) | ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) |  | M 2 | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | After Arton ( Bata ) |
|--|------|---|--|-----|--|----------------------|
|--|------|---|--|-----|--|----------------------|

CL 42000

Figure 3-9, MCA 8-bit FO Cycle

31.3 Local Mardware Interface

The local hardwere interface is a high-speed, by is wide interface that provides the CL-PX2080 programming threshops by controlling the timing of reads and writes to the CL-PX2080 in a manner shaller to a swife RAM. The trieshop has four components, which determine the read and write operations of the local hardware interface, as described in the following paragraphs:

- · en 8 bit, bidirectional data bus,
- . Chip select input signet (CS1), which is driven by an external address decoder;
- · signely RS(4 of which select the register to be accessed, and are typically connected to the lower five

| September, 1997 |
|-----------------|
|                 |

CI\_FX1080 M.A.DACT

CL. P.Y.2080 MAADACT

**⋥**. Ξ

control pine RD' and WR', which define read and write cycles. bits of the processor address bus;

3.1.3.1 Local Access Cycles

A read from the CL.P.X7080 occurs when CS's and RD' are low. Data from the addressed control regist is becard on DJ? SI, where it may be sampled by the host between the inhimum specified access time (Section 5.5 on page 81) and the risking edge of RD'.

A write occure when CS' and WR' ere ton. The host system easerts CS' alter RS(4 S) are stable, then see arm WR'. Data must be valid for the specified early and hold times relative to the rising adge of WR';

| 0 740 |   |     | orm (  |
|-------|---|-----|--------|
|       | 8 | i i | #<br>6 |

Figure 9-6. Local Hardware Interfede, Cycle Timbre

Cirrus Confidential Business Information

May 1991

September, 1997

5

£

ë

Pret Semiconductor 3 2 Video Prpui Processing

The viden hand by the interfere has a 3A hit date but rebrief to as the order port. The four most again then his 2 (1) of a part of the state of the china between the state of 19 his 2000 for 3 tomo oper the china hand to be a part of the state of the viden port may construct by the state of the viden port may construct by the tild depending on the three forms of the viden port may construct the state of the china the china town of the viden o

## 331 Vides Input FIFO

Viden por dere introched trio me CE DIXTAD Independent of the graphics date. The CE DIXTABO leiches vision opposition of the CE DIXTABO leiches vision opposition of the CE DIXTABO leiches mitter of EE OF URL search before the CE INTROCHES the CE OF CE OF CE INTROCHES WAS A CE OF CE

|         | XXXX         |   |
|---------|--------------|---|
| <       | )<br>j       |   |
| \\\\\\\ | X: X X X X X | · |

The Video Ppur FIFO supports 24 bit RicR color date (5.1 i mus) at up to 40 Min piset rates, 16 bit RicB (5.2 i mus) at up to 80 Mins piset rates, and 16 bit VIV (5.2 i mus) at up to 80 Mins piset rates. The semants described in mis section convent a variety of input formats into linear RICB and are as bittows.

Formet Angner

Chombrance Interpolator

Zoom Control
 Color Space Mainte

Color Space Mairts Gamme Corrector

Cirrus Confidential Business Information

> I CL 42001

May 1991

CL. FX1080 No. dead DAC

CL.FX1000 M.AsDACT

Plant Semiconducto

*≟*• ∓

These processing elements operate in sequence as shown in Figure 3.4. Any stage which is not for a specific application can be bypassed using internst control registers.

| _ | 2        |                       |                |
|---|----------|-----------------------|----------------|
|   | <b>全</b> | <del>,</del>          |                |
|   | 2000     |                       | Buggier, Grass |
|   | 13       | Forms and Cate Consum |                |
|   | 112      | 1                     |                |
|   | 1110     |                       |                |
|   | Ĭ;       |                       |                |

Figure 3-8. Video tripul Processing Elements

### 322 Format Allgner

The formal Algree accepts plass input (VSD)11 (g) by vertous phiel higher things described in the sebt between discriminate and converted in 6.4 4 formats; VVO or RIGB component part place (Code, For formats requiring level where the testing of the or annual section 19.9 by the contract of the code of the cod

# 1.3. Supported Pites Werd Input Formste

| Pleat World | 401.674    | VUV 16 63  | 808 10 M    | 84 81 808 | 24 45 808  |        |
|-------------|------------|------------|-------------|-----------|------------|--------|
| P: Ichaev   | Hon-Ingged | Tagged     | Hen-tage ed | 1         | Men-lagged | Tegged |
| (Ichos A    | ¥1.7       | Y1.7       | A1.7        | TAO 1     | *          | 140.0  |
| vsotaci     | ¥1.        | V1.0       | -           | R1.7      | -          |        |
| vsoprej     | ¥1.6       | 9 i.       | 9:0         | - E       | =          | =      |
| N (BC)CSA   | 7          | 7.         | Ţ           | 3.6       | ,          |        |
| VSOP7       | 41:3       | VI:3       | 3.5         | 7         |            |        |
| A SOLZEI    | ¥1.2       | #1:5<br>A  | 0:5         | 31.5      | -          | . =    |
| kalosa      |            |            | •           | 7:10      |            | .  -   |
| VSOP4       | 4.0<br>0   | 410<br>410 | 7.0         | 9.0       |            |        |
| V 90(2:3)   | 8          | 201        | 7.0         | 9:0       | 70,        | 60.7   |
| v sojzzj    | 9          | è          | 5.5         | 710       | 90         | 8      |
| lı zlos ı   | 9.0        | 9          | ē           | 6.9       | 2          | 8      |
| A SOLZO     | 3          | 7          | 7:1         | 6:10      | ž          | 8      |
| le i los a  | 203        | 502        | 416         |           |            |        |

anhe, 1997

2

z

5

| CILTANDED | MedaDAC |  |
|-----------|---------|--|
|           |         |  |

13.2.2 YUV 4:2:3 VIDEO BYPUT DATA

hpul date, as shown in Table 3.4 or

| V Frame | -  | •     | _          | _    | _      | _    | _             |      |
|---------|----|-------|------------|------|--------|------|---------------|------|
| 44      |    | 414   | 101        | 41,  | ě      | T    | T             |      |
| •       | П  | 410   | 80 A       | V 10 | ¥08    | Т    | i             |      |
| 4       | ۸. | 812   | <b>709</b> |      | 8      | ¥118 | S             | 415  |
| 2       |    | P1.A  | Š          | ¥14  | No.    | T    | 1             |      |
| 5       |    | 617   | ve3        | V13  | 8      | Т    | 1             |      |
| ~       |    | \$1 A | 80 >       | 212  | 8<br>8 | ī    | T             | 27   |
| =       |    | 411   | ¥01        | 411  | 101    | Т    | Т             |      |
| 0       |    | V 10  | 780<br>7   | 410  | 8      | Т    | $\overline{}$ | V 10 |
|         |    |       |            |      |        |      |               |      |

8 8 8 8 8 8 8

8888

8 8 8 6 6

60.1

2

2 2

8 8

2 2 2

8 8

9 9 9 9

3 3

|          |   | ,        |   |   |   |   |   |   |
|----------|---|----------|---|---|---|---|---|---|
| UV Frame |   | •        |   |   |   |   | _ |   |
| 240      | 6 | 44       | 5 | * |   | 5 | 5 | * |
|          | 3 | \$       | 3 | 3 |   | 3 | 3 | 3 |
|          | 5 | 5        | 5 | 5 |   | 5 | 5 | 5 |
|          | 3 | *        | 3 | Z | 1 | 3 | 3 |   |
|          | s | S        | 5 | 5 |   | 2 | S | 2 |
| 8        | 3 | \$       | 3 | 5 |   | 2 | 5 | 2 |
|          | 5 | <b>-</b> | 5 | 5 | l | 5 | 5 |   |
|          | 8 | 8        | 3 | 8 | 8 | 9 | 8 | 8 |
|          |   |          |   |   |   |   |   |   |

Cirrus Confidential Business Information

May 1991

CL 42002

or RCB retechnoridate, the formal Algorer may be programmed to accept either 5-6-5, 5-5-5 fAQ, e. 1-6, or 6-6, 8-1 AND formals, where no no bodies in the bits abroad to the ledit green, and bits planter se-pectively, or presented to the most algorithms to present to the season of the over and green and bits out the Universed bit boostfore about be grounded prior to FIFO input. For RQB data, the input simply peases

â

lette 3.3 Supperced Picel Word Input Formers

Non-tagged Tagged

ROB 24 bh

TUV 18 bit ROB 18 bit ROB 18 bit

4CV 18 6R

Pier # ... מונוסגא

CL. P.Y2080 N.A.DAC

₹1.

Pisel Seminandurio:

H.A.DACT

CI.PX1080 Hodedace

lable 3-5. Semple Gemma Removal Transfer Function 2

3

1214 Chaminence bierpaletor

Alva I I without mout defails not augmined or Prajima 1223 TUV 41 I VIDTO BUTUIT PAIA

The Chromiteire I reposition that ease the samping rise of the cobit difference algorite than they are Point at less then a 4.4.1 ate and acts as a date counts for the Cobit Space Mants. The Chromiteires bright at less than a 4.4.4 rate, and acts as data course for the C. Interprising always operates in the same mode as the forms! Any

The Chromhends hierpoletor contains tea bentral thats ... one for the U component and one for the V component. The autorial of the Time Demumpers Heads the Chromhence Interpoletor hour setting the missing U and V values to sero or display window boundery conditions.

1119 MOB VIDEO INPUT DATA

The Chomineres Interpolator is not required when using RGB video input data

111 Zeem Control Cedes

the form Corruit circulty accepts thou how the Color Space Martis and outputs to the Gamma Correction A.4 bit toom cole accompanies earth bits' position outsit and colors in the Ct. 127,080 (enervised with Ct. 127,070).

114 Gemma Correction

The Gamma Consider accepts input then the Code Space Matrix, and outputs to the miding directly to also mits groupfut and betteround bodes. The Gamma Considers can be programmed with a custom control to the same code in a vity lease.

The Gamme Corrector compitate lines 23618 mamories, one bir sech cobir chemier. The sensite func-tion be use defineded and programmable. A semple sensite function is supplied before. In this, the output of the countries in the function is also as 2.2 power (with walves interpreted as incident senging from 0.10. \$35,4736]. The translate function is aboven in Table 3.3 on page 40.

------

\*\*\*\*\*\*\*\*\*\*\*

Gamma Corrector is an optional leature and can be bypessed by the user



CL 42003

Business Information

Cirrus Confidential

May 1901


2

2

Prel

3.3 Graphics Frame Buffer Interfere And Processing

dera pem IVCA[10] to ca 37 be Vithout accordance pem circumph achiev of two pames and his VOA dera pem is accordance and his VOA delivery per IVCA[10] to cap a color pem is accordance at time. The CFS per act of 31 his hor CF capture determine and the public house desired. These perpendicular provided to after a respectively for a color pember and provided to a color pember and provided to a color pember and accordance and accordance and resolution representation and resolution representations or the CF PRADED to matrices compatibility with accordance and resolution rise the VTAM. the fit that the except of the firm the graphics display source through where of two paths



# Figure 3:8 Ct. PX7080 Graphics Delapath

The graphics series bus interlace has a 32 bit date bus. The date on the bus is multipleted under comfort of bits 2, 3, and 6 in the Cashina Formet Control Register (GFC). Date on this bus is isothed internally on the risking edge of (CLK, ECK is territor be supplied by the graphics controller and should be derived from SCLK, SCLK, SCLK, SCLK, scorongle to the satis of bit 2 of the QFC. The matheum transfer rate on this bus is 40 Min; (32-bit words per second).

### 3 3.9 VOA Support

The VGA data path is an 8 bit hight bus multiplesed with the VRAM serial data path under control of bit 6 of the Control Register (GSC). The maximum transfer rate is 65 AMz (65 MBytes per sec-

After the CL PX2000 scales the video image, the resulting piral data is abred in the FIFO. An external memory controller has identified pirals from the FIFO to the display builter memory, using additionates generated by an entirent piral additions calculator. The CL PX2000 provides control algorit outputs that almiphy these operations.

| 3.3.3. VRAM Operation 3.3.3.1. Graphice Data. The VTAM anil coch (SC) 7 describes the seminary Table 3.4. SCLX and 1.C) MARRINGE Rails  8.1  1.1  1.1  1.1  1.1  1.1  1.1  1. | prophics data processing,<br>letteced data, meraly leave<br>troped outside the CL. PKR |
|---|--|
|---|--|

Business Information

Cirrus Confidential

May 1901 CL 42004

September, 1993

CL.PX1080 ModeDAC

CL. FX1080 M. A.DAC

£1 :-

1 Oraphics Data - 050[31:0]

RAM shit clock (SCLK) is generated by the CL PXZOBD, in 1:1/VOA mode SCLK = LCLK - table 5: other he relationship of SCLK and LCLK in vertices phot modes.

3-4. BCLK and LCLK Relationships

| Effenship.               | ACL K. 0            | CI Ka4               | CIKE                |                    |
|--------------------------|---------------------|----------------------|---------------------|--------------------|
| BCLK / LCLK Relationship | BCIK . ICIK . PCIKE | BCLK . ICLK . PCLKs4 | BCIK . ICIK . PCIKE | BCLK . ICLK . PCLK |
| URiples Reits            |                     |                      |                     |                    |

11 of in the input phiel dista, 8 bits per phiel (4:1 MUX) and 4 bits per plant (8.1 MUX) for four end noticertally consecutive output phiels OSO(31 of is always latched on the rising edge of I C.I K sel dock is specified to be either PCLKD or PCLK1 by bit 4 of the CSC register 7 OSO(31.6) Mapping to Pizol Part brisdace

rdiese of mode, the lessi significant word, byte, or ribble is the feet to be displayed in time. For early When this is mode, there are love is by phatiporn, encoded within 0.50(1) of "ben 0.50(1) of condition that the feet play of other feet the feet play of the feet play is good to be enable output, and by 0.50(1) is good to be enable output, and by 0.50(1) is good to be enable output.

## 9 Odd/Even Fledd Deflettien

ulput deta sequence departits on bit 3, DM of the CBC register and the CDD.EVEN\* hput, For the grounds processing, the CL-PX2080 treats bindraced graphics date in the same menner as non in addess, merely transferring it for output processing, interfaced date alignment is particured and conformate the CL-PX3080. Cursor Pattern Rein Date, however, is managed by the CL-PX3080 in in-

In interfected mode, econ line 1 is always dupinged that and is consistent the first line of the EVEN ted. In non-interfected mode, econ line 2 immeditionly inflores acon line 1, in interfaced mode, econ line 2 is con-sidered to be the line time at the OCD facil and is displayed enly after the entire EVEN flact has been dis-played and the ODDLEVEN\* pit has logglad.

will be diaplayed, it OODE VEN' does not change Figure 3:10 lightly earn. Non-triefficial diaplay earn is equal to one hame. Only the ODD fines or enty the EVEN times will be displayed, II ODDLE VI shows the trienboad and non-bitechood display scan. Non-bitechood of interlected display scan is aqual to one bains with edd and even felds.

Pissi Semiconductor

CI.FX1080

1111

Figure 3-10 Interfaced and Non-Interfaced Display Board

## 3334 Picel Read Manh Register

2 2 2

Each prival mock cycle. GSD() to glored date is AND/ord with the companies of the prival read mash registers and the circumstance of the companies of the circumstance of

## 334 VAAMPen Modes of Operation

The 32 be vitable pout can be used as a verying number of pershal pries ports depending on the number of bits defined for each pise! I othering perspraphs describe the four possible combinations in all cases, plies date in batched on the raing adje of LCLK; and the least egy-floam phiel is output fret.

STATE OF THE STATE 1 1 Mulphs SCIK-PCIK 2 I Musper BCIK-PCINZ 4 I Midbby SCIK-PCINA B I Midbby SCIK-PCINB

Figure 3-11. Pixel Mapping with Graphics Pert

Cirrus Confidential Business Information

NOTE: 188 matching to chemically to 050(31.0); per

CI\_FX1080 M. LaDACT

LSB Function

fable 3-7. Pisel bides Mapping — Pisel Mast ve. VOA[7:5] and 050[7:5] BN Leastene Register/Fermal Type Desertation

| Phot Mant Register | ~ | • | • | • | • | ~ | -   | •  | Problem Br.          |
|--------------------|---|---|---|---|---|---|-----|----|----------------------|
| VOA Dara           | - | - | - | - | - | ~ | -   | -  |                      |
| b to spine         |   | - | - | - | - | ~ | -   |    | 1                    |
| bla-pinel          | - | - | - | - | - | ~ | -   |    | Pathin Inde:         |
| 16 blepine         | = | 2 | = | = | 2 | - | -   | -  | Red Pater            |
| 195 Former         | • | • | ~ | • | - | - | •   | •  | Orean Palente Indea  |
| Sperse             | • | • | ~ | - | • | - | -   | •  | Ble Pobre Inde:      |
| -                  | • | - | - | 2 | 2 | = | =   | 2  | Red Patens Indea     |
| 19.9 Fernan        | • | • | • | • | • | • | •   | -  | Orean Palente trafes |
| Contiguous         | • | - | • | • | • | ~ | -   | •  | Blue Potente Indes   |
| s Nepter           | 2 | 2 | 5 | 2 | = | - | -   | -  | Red Palette Indes    |
| Be & Const         | 2 | • | - | ~ | • | • |     | ٠. | Oreen Patente Indes  |
| Bpar se            | • | • | ~ | - | • | - | -   | •  | Blue Paterta Indea   |
| 10 blepind         |   | - | - | = | 2 | = | =   | =  | Red Polene Inde-     |
| 10 B format        |   | - | 2 | • | - | ~ | . • | -  | 1                    |
| Contiguous         | - | - | - | • | • | ~ | -   | •  | 100                  |
| 24 Merphani        | 2 | z | = | 2 | = | = | =   | =  | 9 4 9                |
| 1 1 1 Ferral       | = | 2 | 2 | = | = | 5 | -   |    | Oran Prints Inc.     |
|                    | ~ | • | - | • | • | ~ | -   |    |                      |

The 1-1 multipleating mode is extended through bit 2, MRI of the QFC register. In this mode, two independent bits bit phile pore, QSD)31:15] and QSD)15.59, are latched on the rising adge of LCLK, and are multipleated 1:1. Bit 0, PS of the QFC register, aslects between the two ports. One LCLK rising adje occurs every PCLK cycle. BCLK is aquel to the current PCLK selected.

GBD[31] to used to ewitch between the larg ports on a placet-by pixel basts when 5.5.9 ROB color format (pix.), CF of the GFC register) and real-time pixel port evid-timp to emibled (bix.), TE of the GFC capsise) If PORTSEL is a tegical zero, the VGA port is multiplaced regardless of this serie of GBD[31], GSD[31], throned internally when in 5.5.9 mode. Real-time pixel port switching is not supported for 5.6.3 RGB color former.

May 1991 September, 1993

CL 42005

Ç

Ç

September, 1992

CI-FY30MD MALADACT

Pisel Remirrandurior

igh mash. When the by pass mide as not executed the principal should be and five through the based to his respective DACs. (8) s.

įį Ξ

POAP O

Ph GFC GFC GFC GFC GSD BIQ BN3 BN9 BNS Personare [31] MR CF GPF1 GP10 Order

į

VOA \* bit plat

Table 3-8. Operating Mode

labbe 3.8 Color Mapping to 050[31 0] Aus

| Fermer 6 At H) At H; Ho Ot O) O) O; O: 66 65 67 67 61 60      |    |     | E  | ĩ  | ē   | £  | ĕ                                       | ô | õ | 5   | 8 | ĕ        | ê | 8 | ē | 32  |
|---|----|-----|----|----|-----|----|---|---|---|-----|---|----------|---|---|---|-----|
|   | •  |     |    |    |     |    |   |   | l |     | 1 |          |   |   |   |     |
| 3   | :: | : 2 | 12 | 12 | : = | 19 | 0 0 0 0 0                               | - | - | i • | - | -        | - | ~ | - | 10  |
| 2   | •  | Į P | R  | ×  | 2   | R  | 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 | 2 | ٦ | 2   | = | 8        | = | = | = | =   |
| uss<br>Formed A4 A3 A2 A1 R0 G5 G4 G3 G2 G1 G0 84 B3 B2 B1 B0 | 35 | 2   | ë  | Ē  | ٤   | 6  | 5                                       | 6 | 8 | 6   | 8 | <b>.</b> | • | 2 | 5 | 120 |
| 9 5 5   | 4  |     |    |    |     |    |   |   |   |     |   |          |   |   |   |     |
| Port 15 14 13 12 11 10 9 0 7 8 6 4 3 2 1                      | ž  | =   | 5  | ~  | =   | 9  | •                                       | - | _ | -   | • | -        | - | ~ | - |     |
| Pert 31 30 35 35 35 35 34 33 32 31 30 10 10 17 16             | ā  | 8   | R  | 2  | 2   | 2  | 2                                       | 2 | 2 | 2   | = | 2        | = | = | = | =   |

Cirrus Confidential Business Information

lable 3-10. Cureer 2-bit Date Decade vs. Made Selected

The CL-PX2080 has an on-chip, fires-color, user delinable curror which is implemented in 32x32+2 bit memory. This cureor warfe in both frechood and non-breakood systems. The cureor can be a programmed via the GFC register for these modes of operation which are summented in Table 3.10 on page

1.3.5 Hardware Cursor Ope

0.50(31:16)

030(180)

le irlaso le silaso le silaso

i

0

10 Merphanits 5.5)

į

1000

1 3 8 Cobr. Garren Data 8 8 5 8 8 8 CCn - Cursor Color Register n i

May 1991

Sepamber, 1993

÷

÷

CL 42006

Plast Bemiconductor

..... .... A value 0/10 th action to the fundir boarten registers pleas the coreo completely officies, position the defends are designed at the coreo on the upper labeled domestic for action of the coreo on the upper labeled domestic file action of the coreo operation between the transfer of positions to the coreo position register. The action of the coreo position register is the action the coreo or position register. In a core case, the action is updated.

The trients position register is undered when the Y upper byte(CYH) is written to presure this operation. The cinter pattern is displayed at the text cursor location written prior to being start. The reference point of the cursor control of the cursor control of the cursor control of the cursor control of the cursor the cursor control of the cursor that the cursor is a cursor to the cursor that the cursor that the cursor that the cursor control of the cursor of control of the cursor control of the cursor control of the cursor control of the cursor of control of the cursor cursor control of the cursor cursor cursor control of the cursor cur

The cureor patient can be displayed in a interfaced system if bit 3, DM of the CSC register, is a logical one. The first cursor the displayed (ROW 31 of cursor patient RAM) depends on the state of the OKF pin and the position value in CY1, CY1, if he if you flow is neven number, the date in row 31 is displayed. even rows from the cursor pattern RAM are displayed starting with row 30 at position CX.31, CY.30). Each subsequent acan fine displayed in the odd feld corresponds to every atlemate active cursor fine at during the even feet, starting at position (C.K.31, C.Y.31), where CK to the concatenated position determined by C.H.I. C.H.I. C.H.I. (and similarly with Y). Each subsequent scen the displayed to the even field corresponds to every alternate acrive custor fine after row 31 in the custor RAM erray. During odd fields, the

Cirrus Confidential Business Information

Smiterly, it the Y position value was an odd number in the Ire! the drybeyed, then Stow 31 and subsequent over 100 and subsequent even tows would

CILPXIONO MideDAC

CI-FX10NO Mc&aDAC~

330 Internal Memory Access

Table 2-11, Memory Access Addressing and Indesting

| Momery Access  | Address<br>BRAPC Addr | Ě        | Address of by<br>Register —<br>BHLPC Addr  | 1      |        |
|--|-----------------------|----------|--|--------|--------|
| 3  | BIR-K, 0-03C0         | *        | LAW BIS-II GOTCE   | 1      |        |
|  | BIR-K. 0-03CB         | *        | LAW BIR-II GOTCE   | 3 8 8  | 3 8    |
| Com Popule HAM (SALe)  | DIM-R. D-OXCO         | *        | LAW BIR-X DOTES  | 38     | 5 9    |
|  | BIR-X, 0-03CO         | •        | ě  | 3      | 2. 8   |
| COST PRING MAIN SPECIAL  | BIR-K 0-03CB          | •        |  |        | 3 8    |
| forms warms with lower   | BIR-R, 0+03C0         | €        | LAR, BIRLK, 0403C7   | 200    | ; 9    |
| Oprava Potente MASS (rest)   | 9IR-6 0-27CD          | *        | WOW BIB & Asker  |        |        |
| Poleme NAM   | DIR-6, 0-27CO         | \$       | WINE BIR. 6 CONT.  |        | B ;    |
| Comme Polene RAM (Plue)  |                       | 3        |  | 8      | 5      |
| Contra Potente RAM (red)   | DIM-6 9-27CD          | •        | 100 and 100 an | 8      | 2      |
| Corre Polone AAM (press)   | DIR-9 0-27CD          |          | MOD BID & COLD   | 8      | В      |
| Corre Palene RAM (blue)  | BIR-9, 9-27CD         | •        | VOS 610-4 POST   | 8      | 5      |
|  |                       |          |  |        | ₽      |
| THE PROPERTY OF THE PARTY OF TH | BIR-2, 0-27CB         | 2        | LAW, BIR-II, 0-03CB  | 9.00   | 44     |
| Control Mon Control  | BR-2 0-27CB           | B        | F  | 1      | 1      |
| Color Peters Herr Br   | BIR-2 0-27CB          | ~        | LAR BIR-E GOTC?  | 3 8    | ž      |
| Corner Fattern Harm - Dr G   | 814-2. G-27CB         | €        | LAR, BIR-N, 0403C7   | 289    | 1      |
| Border Cotte   | Big. 1 Ashro          |          |  |        |        |
| Curso Cotor 1  |                       | : 1      | į  | 8      | 8<br>5 |
| Curtor Color 2   |                       | E }      | ř  |        | 8<br>5 |
| Current Colon  |                       | B i      | Ę  | 5::5   | 8      |
| Brate Cat.   | 0.24 CO               | 2        | Ě  |        | 8      |
|  | 0727C                 | E :      | Ę  | 2024   | 8      |
| Const Cales  | 0.24.CO               | E :      | CAR, BIR-2, DerCB  | 101    | 8      |
|  | 0223                  | € :      | Ĩ  | 9 ==== | 9      |
|  | BIRLI, DEZACO         | <b>E</b> | CAR, BIR-1, 0-27CB   | =      | 9      |

## Color MAIN Data Appear

Cursor border colors are apecified in Livins of 24-bit RIGB date, cosesse a color memory location by first writing the index advises or reads to the data register. Upon completion of the third

the processor writes the CL PXSORD sockness register (FIAM wite RAM boarden to be modified. The processor perbrins red, given, and blus). After the blue write cycle, the these

| MEMARY |
|--------|
| STEC.  |
|        |
|        |
| 22     |
| į      |
| į      |

=

May 1991

CL 42007

7

Figure 3-13 Curses Operation

Pirel

CL-PX2000 MedaDACY

3367 VGA Competition Access Medes

ere nn he sole dropby oxpir. Meny, curently uner VGAQAC ICe hiemethy demode the ISA grended afdressen for the perfect the CL PXXXRD is cepable of iransperently replacing an esteining IDAC operating in parted of oxperently as a separate subsystem at a unique address. Three access mode are the CL Pit 2080 has the feathith to operate in a system with e separate VOA controllerOAC or to ope eraleble to merrain compatibility with software designed for VGA registers

Morte Dis for a system with a separate pre-amping VOA controller and palents DAC Graphic date from the autility or feeture. Commedia for othe autility or feeture. Commedia for othe CE PAZONO where Namina with video date from an asternal source. As shown in Figure 3.13, a single.




Figure 3-13 Mede 8 Byarem Carrigoration

eurena' montro' ia connentad to the anabog RCR output of the CL P12000 in order to presente the semi-frontrochery anh air VOA software diversities CL P12000 must accept antes to the sanded VOA basilia acceptationates a Burner asport to exercise and anabound the CL P12000 palear a Burner asport to exercise the VCA connected board to exapt in CL P12000 palear a Basilia absolute. Be VCA connected that exercise the VCA connected that one has only bade the also casual in designation of the P12000 palear at the P12000 by the CP P12000 by used with a self-decoding VCA connected.

Mode I is designed for a system which has a VOA controller palens DAC and a CL PR7050 to the same subsystem. Graphic data from the aumitieny, or "basius" connector of the astaling controller board anters the VGA graphics pon of the CL PR2050, where it is mised with video data from an enternal source, as




Figure 3-14, Mode 1 Bystem Configuration

shown in Figure 3.13. The difference between modes 0 and 1 is that mode 1 responds to reads at the

September, 1997 CL 42008

;

ţ

CI-FX1080 M.L.DAC

₹. ₹

PJINNE paterie RAM address. This system is compatible with existing enferers that manipulates the VGA paters. RAM

Mode? is designed for a system containing a VGA controller (with pallate DAC) and a Ct. PX2060 sub-system, sech driving, separate RGB monitors, as shown in Figure 3-19, in this accenario the VGA sub-




Figure 3-15. Mede 2 System Configuration

ty som occupies the standard VOA palisme RAM addresses and the CL.PX2000 registers respond to a

Modes are selected by the Et. RE and MO bits in the BIR register, described in Batton 4.1.1 on page 8?

3.3.6.3 Additional Information

When occeasing the color poletic RAM, the address register resets to 00h fotiowing a blue rend or write to RAM location FFh.

DOCUMENTHS pented ben

9.3.6.4 Accessing the Corner RAM Army

The 32x32x2 cursor RAM is eccessed in a plense format where plane 1 is bit of the cursor date and plane. O is bito in the planer format, only 7 address bits are used. The eighth bit is to desembs which plans (o

Cirrus Confidential Business Information

Š

May 1901

11 FX 2080

or stransontrac runn takka eranje am antantasa tapira 1 inti abenga addess prasonadio the cumm Naka antasa a trin taraton in plane finni i depending on the same of addess bit t

|   | ÷ō÷          |      |
|---|--------------|------|
|   | <del>-</del> |      |
|   | <u> </u>     | 16.0 |
|   |              |      |
| _ |              |      |

Figure 3.16 Curser RAM Function Disgram

Aher each access in his planar hims in the address increments. The processor uses (JAM or (JAM (entits or seal) bring address counters to access the cure (TAM entit (see Table 2). Note that I AW (LAIt) is the same bindly counter used for RGB and incrementing excess to the cours plaise that Any entits to LAW size curies and bean initiated reasis the cures along bricementing byte until cut and TAM entits are plais been excessed again. Curon and stroamenting the begins from the editiess written. A read from the LAR been excessed again. Curon and stroamenting the begins from the editiess written. A read from the LAR been accessed again. Curon and other entits of processor addressing byte this and sit other cure or addressing the and at other cure is determined by the appropriate register is determined by the appropriate register is determined by Readers.

Table 3-12. Curser Memory Mapping and Relationships for Display

| Mode 3 | Dec.  | 5 | 8    | 8        |  |
|--------|-------|---|------|----------|--|
| Mode 2 | ē     | 8 | Dete | Not Deta |  |
| Mode 1 | Oarte | ı | 200  | 600      |  |
| 0 20   | 0     | • | 0    | -        |  |
| -      | 0     |   | _    | -        |  |

CCn - Cursor Cofor Register n Deta - Cobr or German Palana Data Not - bresse of

Cirrus Confidential Business Information

|  | 1 |
|--|---|
|  | ı |
|  | 1 |
|  | 1 |
|  | U |
|  | 1 |
|  | ł |
|  | ı |
|  |   |

CL. P.X 1080 Medadace

Z. -

1369 CBH / CBh Operation

8h 1, 024rië olihe ASC register, le used to specify whicher the processor le reading and witing 8 bas or

for 8 bit operation, DG is the LSB and D7 is the MSB of color data.

for 6 bit operation, color data is contained on the burse 6 bits of the data bus, with DO being the LSB and DS the MSB of the color data. When writing color data, DG and DY as ignored, During color read cycles, DG and DY as ingriced, During color read cycles, DG and DY as ingriced care Accessing the cursor RAM erray does not depend on the resolution of the DACs.

Note that in the 8 Be mode, the CL PX2080's full-scale dutput current will be bas than when it s in the 8 bit mode, since the two LSBs of each 8 bit DAC are sheaps a topical zero in the 8 bit mode

3.3.7 Miting to Output DAC

The Output DAC contains three \$5 MHz 8 bit digital to enating conventions. The table before shows how the graphic date path is controlled at the high of the DAC by BORDCRY, BLANKY, and GPS.

Table 3:13.

BOHDEN. OPS

BLANK.

| Video biseviding | Border cator | VOA er aureer extor | OSO or cures solur |
|------------------|--------------|---------------------|--------------------|
| *                | *            | •                   | -                  |
| =                | 0            | -                   | -                  |

The GPS pin is an hyur used to select between the VGA and Berlei grephics pons tor grephics data input BLANK" and BORDER" both person Graphics and Voice date from bathy presented to the DAC. It the GPS pin is not used, it should be sed to the appropriate hybrid value for the graphics pon selected.

3.2.7.1 Graphics Overlay Control

The graphics everlay controls consist of a 32-bit color, lay, a 32-bit color key mash, an 8-bit overlay op code, end en 8:1 multiplasser.

| 7.007.007.   |
|--------------|
|              |
|              |
| Sophmber, 19 |

CL 42009

5

5

generato zede na El Filipio The se um grantmas ere na selectinas lo inamultipleser ante the Graphica Drenier Oblighe (GOE) reginer a na nopulio tre multiplese

| 1 | 1 |
|---|---|

# Graphics Overlay Opcode Register (GOC)

The multiples (the 180 bit and its graphyst COOT) say service also is in multiples or The select agnals to be multiples or the fall of the and its against COOT) say service the described which of the again bits will become the fall of the service the Graphins Overlay OpCode is an 8 bit value used as ingul to an 8 t multipleser

# 3.3 8 CLR Synchronizer and SYNC Alignment

Business Information

The Clock generator creates at device clocks. The riding adge of LCLK latches 050[31 rt] or VOA(7 of and BLANK: HSM, VSIM, OFS and BORDER: The information latched by this afonatis synchronized freezesty sits SCLK followed melassishing, LCLK must mathrain salug and hold requirements to SCLK Beats by synchronized with the selected plate clock (PCLKO or PCLK1) after being theirsafty latched with BCLK Whyten the spuridistic must be selected of 11 of 11, LCLK must be the phel dock divided by 8.4.2 or 11 stage cities. Cirrus Confidential

The SYNC afgrment choulty generales enternal HSOUT and VEOUT agrees required for the monitor. The authority debug of the monitor. The authority debug of the RTIB outpute. A SYNC Alignment Ragities to provided to program potenties of HSIN HSOUT, VBIN YSOUT. This register also generates a program mable PCLKn deby of RIGB ristates to the matched HSOUT and YSOUT, described above. This delay is program mable in both directions.

## 3.3.6 Power-Down Mode

Note that the RAM still retains the data. Also, the RAM can be read or written to by the processor as bing as the ptud ctock is numby. The RAM automatically powers up during processor readwirks cycles, and shuts down when the processor eccess is completed. The DACs output no current, and the three com-The CL-PAZOSO incorporates a power down mode, controlled by bit 8 and 0 of the ASC register. While bit 8 (CKOFF) and bit 0 (DAOFF) are logical zeroes, the CL-PAZOSO functions normally. While bit 8 (CKOFF) is a logical one, all clock inputs, PCLKn, VCLK and LCLK, are disabled. White bit 0 (DAOFF) is a logical one, the DACs and power to the RAM are turned off.

| September, 19 |
|---------------|
| PRELIGNARY    |

May 1991

Sophar, 1992

CL-PX1080 Medadace

CI PX1000

₹ .

Mote theithe output DACs inquire about one second to turn off (steep mode) or turn on (normal), depen-ting on the compensation capacitor used

The DACs will be turned off during sleep mode only it a voltage relevence (hitemation external) is used Externel droukly should bun off the current relevance (FREF = 0) to buther reduce power consumption due to blasting of portions of the finlemal current reference.

CL 42010

mand registers can ellit be written to or read by the processor

Nedan DAC

₹, :

Pirei

Cirrus Confidential Business Information

CL 42011

May 1901

4000000000

S

S

CL.FX1080 M. Ladac

4. REGISTERS

| Reg lote: | NSI 6:0 | Register RBid:8 Prt. bO Addr | Des Addr    |       | BIR Deflitten                | Baf Sarthan |
|-----------|---------|------------------------------|-------------|-------|------------------------------|-------------|
| E         | NA<br>A | D-27CE                       | 342010      | ž     | Plack bridge Residen         |             |
| LAW       | 0.00    | 0×02C0                       | 4.2         | ž     | CLUT Who Address             |             |
| 9         | 100     | 0-030                        | Z.          | ž     | CLUT Cate Date               | B 4         |
| F.        | 0.02    | 90309                        | KA<br>KA    | ž     | QUI Photosa                  |             |
| ž         | 0.03    | 0.0307                       | NA<br>A     | ž     | CLUT Read Address            |             |
| CAW       | 1000    | 0-27CC                       | D-GORC<br>C | -     | Corn Attention William       |             |
| 8         | 50-0    | 0-27CD                       | 084040      | -     | Corner Cate Data Banking     |             |
| A9C       | 800     | 0.27CA                       | Ve2040      | -     | Annha Batan Cont.            |             |
| CAR       | 9       | G-27CB                       | 962040      | -     | Come Address Day             | 2           |
| 200       | ş       | 9-27CC                       | S-GD-SC     | .     |                              | 53.0 63     |
| 88        | 900     | 0-27CD                       | Oscoro      | .   . | Catera Sala Cana             | 442.p 0)    |
| OSR       | 900     | 0-27CA                       | O-COPA      | -     | Orantia Sain Ballin          | 34.5        |
| СРЯ       | 90.0    | 0427CB                       | 0+0040      | -     | Curtor Patients BAM          | 80.         |
| CM        | 9       | 9-27CC                       | O-CORC      | -     | Cutor I Praire In the        | 6           |
| E         | 000     | 0×2×CD                       | 0#20*0      | _     | Cursor If Postion, High Byte | 11.675      |
|           |         |                              |             |       |                              |             |

Cirrus Confidential Business Information

Pleat Semirondurios

tehts 4 f. Ct. Payodo Central Registers (Organized by Mapping)

Rills f) a dead address by Price in omits mands. If address and Biff (Rass Index Register) septy to

University And (61 p 7)

Outhor Chemical Ray Outhor (62 p 7)

Outhor Chemical Ray Outhor (62 p 7) 04 eded 00 1 7 4 1 8 2 page 89 Ref Section Curaci Y Postlan, Law Byte | 6 7 g p 76 Curaci Y Postlan, High Byte | 6 7 g p 78 Votes Derma Velle (81 t. p. 89 Votes Christian Date (87 p. 70 Americal Region 2 67 p 15 Voto Forme Cond Grand Deelly Opens Srift Algerna Region Oraphia Key Wash Green Oraphia Key Mark Blue Oraphics Key Mash Red Asserted Region 1 Reserved Repoier 3 Sec Adde BIR Delmisen 200 2000 200 900 9000 0.079C 0.020 Regierer Alle of Per 10 Adde 007CC 007CD 007CA 00'C0 00.00 ٥ 4.0 6 0.10 ... : 000 OMXO 000

4.1 Indening

1.1.1 Biff: Block Indes Regleter

0.02E0 N.A N.A (1SA MCA Modes) (1SA MCA Modes) (Coprocessor Mode) VO Address Bass Index Register Direct Address Bock Index Regisser BIR specifies one of eight 4 register banks which can be directly read and written as 16 bit PC port addresses 0x27.C.A. 0x27.CD. The CLUT access registers LAW, LCD, LPM, and LAR as a

CI.PX20RD

CL. P.Y.2040 M. LaDAC

₹. :

the exception. Biff is used only in ISA and MCA bus modes; it is not excessible in coprocessor bus mode, when at registers are addressed dhecky finaugh RS(4.0).

| *             |                | Ĕ            | 2           | O£   | 93.0  | 20.00 |   | 1 |
|---------------|----------------|--------------|-------------|--|---|-------|---|---|
| ^             |                | •            | -           | -  | -   | -     | - |   |
| 5             | V V            | Assess Reset | Description | <b>5</b>   |   |       |   |   |
| . !           | £              | • .          | <b>.</b>    | bdes Enable<br>1 Indomediadoresam<br>0 Oted addressing         | \$ 00 P   |       |   |   |
|               | RVW            |              | E.          | Read Only Enable 1 VOA read only 0 VOA read/writh              | d Only Enable<br>VOA read only access<br>VOA read/write access            |       |   | ! |
|               | RVA            | 0            | <b>.</b>    | Berondary address enable 1 Secondary address reco              | ondary address enable<br>Secondary address range<br>Primary address range |       |   | : |
|               | R <sub>2</sub> | 6            | £           | OYC?h Road Overitie<br>1 Road enabled at<br>0 Read disabled at | Th Read Overible<br>Read enabled at 03CTh<br>Read disabled at 03CTh       |       |   |   |
|               | P              |              | RSVD        | Reserved   |   |       |   |   |
|               | £              | 0            | 10          | Bloch Belect 2   |   |       |   |   |
|               | Ž.             | 0            | er.         | Stock Belect :   |   |       |   |   |
| ا             | Ě              | -            | 01 Te       | Block Select 0   |   |       |   |   |
| 7 <b>64</b> 5 | - B            | 1            | W VOA Ce    | Table 9-1. Road sesses for VOA Compatibility Medan             |   |       |   |   |

Cirrus Confidential Business Information

BOCH, BOCEN, BOCEN ; and access

PSCTh med essess

ME (6) RO (4)

Ē

111

September, 1993

Sepamber, 1993 \_

\$

May 1991

CL 42013

š

3

Pisel Bemiconductor 1 2 CLUT Access

CL. FX 2000 Medanal

The graphes Controck to Table (CLUI) as pands 4 , 8 and 18 ht graphing phalines to 8 or 24 bits of more was an experiment to 13.8 2 bits.

421 LAW CLUT Withe Address

(194 MCA Modes)
(194 MCA Wides)
(Copierwase Wides) Dem Lides Regitier Diere Addiens MO A-to-see

CILIT Wins Address Register LAM, a modulo 736 counter sheres two lundlons — pateits color selection and curpo patein selection.

Poterte Color Beterfen

In palience coor sevention mode. LAM apaction may a or 18 bis graphitis palenta color to be writen to registed CO on the next enteroperation. LAM apactios the same palience color for serial system. O and R. Ang. in the rest palents color. And is a color street in the color palents color.

|  | • |
|--|---|
|  | - |
|  | - |
|  |   |
| •                                      |   |
| ### ### ### ########################## |   |
|  | - |
|  |   |

Access Reset Description

Wite Agree to potent RAM ž 6 \$

In Quitor patienn selection mode (JAW addranse the cursor patienn RAN), which complises two 32s32 bit of 433 byte planes, for a lotal of 128 bytes in each plane. (AW automatically incomenia when writing to regisse CPR

|     | - |                          |
|-----|---|--------------------------|
| V & |   |                          |
|     | • | nojida<br>Milon          |
|     | - | Access Reset Description |
|     | - | Bh & Acce                |

With Address for Durach RAM Byte address of curacy pirats (8 per address) buting address for the 128 bytes in curacy RAM Bytes 30 are the low bytes of the top row. Plane Sperites the tureor bit plane to be addressed 0 LSB plane of queor ram L38 plane of cureor ram M38 plane of cureor ram ž ٠ á Š ž 2

Cirrus Confidential Business Information

| •          |
|------------|
| PRELIMMARY |
| 1          |
| į          |

May 1991 September, 1997 CL 42014

0

8

CI-FX1080 MedadaCe

4.2.2 LCD: CLUT Color Date

(194, MCA Modes) (194, MCA Modes) (Caprocess or Mode) VO Addras Bom Indes Register Direct Address

Port LCD is an 8-th wide path to the graphics color patets — a 256±18- or 24-bit memory array. LCD must be addressed fifee times, once for each patetie color.

For road operations:

 The first read operation reads the red 8: or 8:bit component (as specified by register ASC, bit D24) of the patients color apacitied by LAN; The second read operation reads the green 8 or 8 bit component of the palests color specified by

Ahe the blue component is read, regition LAR automatically increments to the nest gatestection. When he as mode, the desa shifts lest him bits, and the imod SBs are pedded with rects before taighting him the palents. . The Inher read operation reads the blue 6. or 8 bit component of the parette color specified by LATI

For orth spenders:

The first write operation writes the rad 8 or 6-bit component of the palents color specified by LAW.

The second write operation writes the green 8: or 8:bit component of the patients total epecimed by

After the blue component is written, regimer LAW automatically increments to the next palents oby LAW. In 8 bit mode, the data shifts left into bits and the two LBBs are peocled with zeros before binding into the pelate. The Inhid write operation writes the blue 6. or 8 bit component of the palette color specified by LAW

| - |                          | , , , , , , , , , , , , , , , , , , , |
|---|--------------------------|---------------------------------------|
|   | Assess Reset Description | D Color LUT Data                      |
|   | Othe Reset               | 6                                     |
| - | Bh e Ae                  | 70 . Rvv                              |

Pirel Semirandurior

I'S W( & Wides) FOY & I'S W C & Wides) Den heren Den herengere Den heren

The graphity profider used to look up to to it he hometon in the paletia can be mosted before the bookup (seen paletia Regiser I Pal mosts the endione The B or 8 bing montes profite bookshy ANTIAC with the I Pal date and the result is used to endiversity assets.

|   | Access Reser Description | IN & CIUT Past Van. |
|---|--------------------------|---------------------|
|   | A.                       | <u> </u>            |
| - |                          | *                   |
| _ |                          | 0                   |

Cirrus Confidential Business Information

CL 42015

CL-2X1080 ModadAC

CL.F.E.1040 M.A.DACT

VO Address Bass Index Regiser Orest Address

4.2.4 LAR: CLUT Reed Address

CLUT Read Address register LAR is a modulo 256 counter that shares two lundibra: palette color selection and curton pattern estection. In patients cofor selection mode, LAR specifies the 24- or 18-bit graphics petents cofor to be read on the next read operation to register LCD. LAR specifies the same patients obtain the read cycles Rt. Q. and B. Aher read cycle B. LAR automatically increments by one to epecify the next patients cotor. Polotte Color Belection

|   | • | •                        |
|---|---|--------------------------|
| ¥ | • | Access Reset Description |
|   |   | No.                      |
|   |   | A0000                    |
|   | - |                          |

CLUT Reed Address Ş 0 Ž

Cursos Pattern Botscrien

h cursor patern ezketba mode, LAR addresse do: cursor patern RAM, which congrises (no 331,37 his os 4133 byte planes, for a total of 138 bytes to each plane. LAR automatically increments when writing to regions CPR.

| 2 |   |                                | Plans. Specifies the entropy its plans to be adds exact  ( RB plans of entropy RAM  1 1939 plans of entropy RAM | CLUT Read Address. Byte address of curron plays (if pas address to by addressed for the 178 bytes in cursor PAMI. Bytes 3.0 are the four-bytes of the tap may.  The 188 plays of aureor RAMI. |
|---|---|--------------------------------|---|---|
|   | - | Bit A Acrese Reset Description | £0-   | 2<br>2  |
|   | • | Reset                          | •   | •   |
|   |   | Aces                           | £   | <b>.</b>  |
| ٠ |   | 3                              |   | 2   |

Sepander, 1992

õ

•

September, 1987

May 1901

Pitel Semirondurin

1) Cursor Arrest

431 CAW Cureer Address Wife

Some ξ 1:54 MCA Unders 1:54 MCA Unders [Construent Works] NO ARITA DEST LANGES DON'T ARK SE

Cursor Actives Wins register (CAW) is a module a counter that specifies the 24 bit cursor or border color register that he be another do not require the condition of the nest received counter the behalf on the nest residence or color ingree for color appears of a nest and a nest an active in CAW extensions by consider the second of the color of properties of the color of the colo

Register CAR is a modulo-4 counter instraped less the 24-bit cursor color register to be read on the next and operation to register CCD. CAR specifies the same cursor color register for read cycles II, II, and B. Ahar read cycle III, CAR automatically incomente by one to specify the next cursor color register.

0.0258

(19A, MCA Modes) (19A, MCA Modes) (Copracessor Modes)

VO Addess Bass Indes Register Direct Address

4.3.3 CAR Cursor Address Read

CL.PX1000 M.A.DAC

CI FX2000

ô

ž

(۔)

A3VO Reserved (aribe as sero) Cureor Reed Address.

6 0

Ş

¥

ş

Bh & Access Reset Description

|      | İ    | -  |
|------|------|----|
|      | 18   |    |
| 0.54 | 0.64 | _  |
|      | _    | !- |

MA Cuiso We Address 432 CCD Cursor Color Data Registers Access Reset Description ه اع ž. \$

IISA MCA Mndes) 0,407ED IISA MCA Wndes) 1 ICopracessor Wodel 0,405 VO Artivess Bess Index Register Direct Addisos

Registers LAW and LAR address register CPR. The cursor patient RAM compitate two 32-32 bit (or 413 bytes) plans, for a total of 128 bytes for each plans. A write or read to the CPR writes or reads the cursor parism data.

0-076

~ §

VO Addrawa (1984, MCA Modes) Base Index Register (1984, MCA Modes) Cheef Addrawa (Coprecessor Mode)

4.34 CPR: Curser Persen RAIN

Cursor Petern RAM Data

٥

•

Ş

Access Reset

Table 3.11, Mamory Access Addressing and Indexing p. 48. Figure 3.13 Cursor MAM Eurorico Diagram, p. 49. 9

Thee VO operations — R. Q. and B. — must take place for each color. CAR and CAW eutomatically in-crement by one after I/O operation B. The components must be read end/or written in the inflowing order red. green. Noe. . For cursor color write operations, register CAW must point to the cursor color to be written . For cursor color read operations, register CAR must point to the cursor color to be read Port CCD accesses three 24 bit cursor and border color registers CAR and CAW point to the rad component of each color only

| • |
|---|
| - |
| - |
| - |
| • |
| • |
| • |
|   |

Access Reset Description

Color Data

0

Ş

3

Cirrus Confidential **Business** Information Sepamber, 1997

September, 1997

**CL 42016** 

May 1991

2 T

E

CI.PX1000 Medadac

4.4.1 GFC: Graphics Format Control

IO Addess Bass Indes Register Oberd Addess

CI. FXIMO M. & DACT

4.4 Video, Graphics, and Cursor Control

Pirel Bemiconductor

6 6 1 GSR Graphits Stells Register

flaed only regare (ISR) is a modulo 3 counter hat sers up and monitors the CL PXXXBD revisions and IO cycles (154 MCA brides)
(154 MCA brides)
(Coproress or brides) VO Address Best hde Region Diert Address

Register GFC sets up the graphic interface sming and color formal controls

5

ş

Color Pointe. Color compriment to be accessed by Hoar on next I/O oy the is a pathon.

On The is specified.

On Down is specified.

If the is specified. Al arshi aviors or before the 335 mV broi. At best are of the ereting outputs have preseded the 375 mV brod. M) -sed with proving serion

(A) -sed with proving the form specified (with mode)

(A) - CAR pr VOR has been specified (red mode)

(A) - CAR pr VOR has been specified (red mode) Receive head Cores Af V. (Tite) 2 m 2 m . o g Description 9 8 Access Reset 8 B 2

Cirrus Confidential Business Information CL 42017

B10 in Register OFC is privat astudor. OSO(31.5) is video privat satudas in the 8.5 SROR graphic data mode. Phot Solution, Bolbdis Oraphics princing 665 and 555 RGB 1-1 mu-date: prophis pates by pass:
Paol data to previously: P9, TE, MR, CF are byoud
Paol data to two color. Color Formal Controls 16 bil graphics port RGB color format 0 885 Libide AD bus on all register road speculo: Normal speculon, all registers are readable Mulbishing Rate, Controls (6-b) graphics port date no.
1 The PCLK to LCLK ratio is 2:1 (two pirels)
1 The PCLK to LCLK ratio is 1:1 (one pirels) ě S ပ္ ۵ E Š ž Ş Ş Ş

CI-FX1000

*≟*. =

CL.FX1080 MALDAC

| ź  |
|--|
| ž  |
| 2  |
| •  |
| Ę  |
| •  |
| ě  |
| or 18 bill graphics data modes and cloc                              |
| 7  |
| 2  |
| •  |
| è  |
| ٢  |
| Ę  |
| •  |
| į  |
| į  |
| į  |
| t  |
| •  |
| \$   |
| ĭ  |
| 9  |
| Ž  |
| r.C.S.C. 8019 Filtibor middes and rannins appears Indexing for<br>ne |
| 5  |
| 70.0   |
|  |
| 2 1  |

Manufactures (194 MCA MCAsses) (2-7717)
Real hodes Region (194 MCA MCAsses) 7
Discretely Company Mindel (1949)

ووق وفر ويحديم يميم ومسه Miles Semicardurior

| 3 -        |  |
|------------|--|
| 2 -        |  |
| 2 -        |  |
| : -        |  |
| 00.5       |  |
| <b>s</b> - |  |

| 3        | - |                          |
|----------|---|--------------------------|
| 2        | - |                          |
| 2        | - |                          |
| 5        | - | £                        |
| 2        | - | Access Reset Description |
| 979      |   | A.                       |
| <u> </u> | - | Accoss                   |
| 5        | - |                          |

Register VCW is a modulo 258 counter that specifies the 24-bit video gamms palette cobr to be writen on the sent write operation to register VGD. VGW points to the same palette cobb for write cycles R. G. and B. Alser the write cycle B. It automatically becaments by one to specify the next palette cobr

VO Addrawa Bose Index Register (1954, INTA Modes) Direct Address (Caprocessor Modes) 4.9.1 VGW: Video Gemme Write

Write Address. Byte address of garren palette RAM

¥

BH & Accoss Reset 8

The video gamma correction palette in a 25dst24 bit memory array that maps non-linear video pinal data to three color data. The Camma palette is accessed through inglation VGR, VGD and VGW when register BRP = 5

4.5 Video Gamma Correction Palette Access

| Silv Duster Silv e dashed I | Outside data for the couple of | C3 Pini Chri Saladen O PCI KI he saladed I PCK H he saladed |
|-----------------------------|--|---|
| g                           | 5.00   | 2   |
| •                           |  | •   |
|                             | E  | R.W   |
| •                           | •  |   |

| 5   |              | Prof. Prin Selection                                      |            |
|-----|--------------|---|------------|
|     | o -          | PCI KI B se Baded   |            |
| 3   | O:entey Made | Vide  |            |
|     | • <b>-</b> • | Principose and display                                    |            |
| 2   | Pale         | Palone Mayong for 18 bil graphy date to 18 bi DAC.        |            |
|     | 0            | Color components are mapped to MSBs of their appropri     |            |
|     | -            | Color commonents are mapped to L.SBs of their appropriate | E          |
|     | Allunus      | All unused bits of color components are pedded with zeros | Ci:<br>Bus |
| SAS | 5            | Cursor Mode Saled   | rrı<br>ib  |
|     | 8            | Curso disabled  | es<br>IIS  |
|     | 5            | Three cotor aureor  |            |
|     | 2            | Two cobs cursos with highlighting                         | -          |
|     | =            | Two cobs arress   | n fo       |

Ž

Š

8

ş

9

### fidential ormation

| September, 1983 | Mey 1991 |
|-----------------|----------|
| PRELIMINARY     |          |
| CL 4            | 2018     |
|                 |          |

September, 1993

2

Pisel Bemirandurior

4.5.5 Vin VVen Gamma Coramon Para

I fire mount of the bearing In Advance (154 MCA Worker)

Bost vices (250 MCA Worker)

Discriber in the second vices of the second vice

Pre Viff pari sen 8 bri wde pein to the grephins roler palette is 246124 bit memory aney) and must be editioned these time for each palette rings

Fer mad operations

And the Bud transported to said, Juguise VIJA automa cary minerant to the nest palents COO. When the bud bus of the bud transported to the bud . The serond seat operation seads the grean B bit romporement of the polatie robit operated by VCA.

The third seat operation seats the bits B bit romporement in the palatie robit operated by VCA. The first seat operation seats the sat 8 bit rompinent of the pateria rolor specified by VISI ...

For and spendent

ألح وعديمة مناه بوجود بنا مناجع أنه و عدد في ومدون ومناهد المناه ومايم ومناه ومايد ومايا والالا The Instrument operation with a test of 8 his component of 8 a palette color apartment by VCW

بالإيام والإيام والمساورة ها والماسونية والمائية والأمانية والمائية والمائية المائية المائية المائية المائية المائية أمو الانظ هالة ورف والوراج المرافع الم الداء في قد المالون من والم وواجئة وتنافع ووجالم في VITM

Access Reset Description

Video garma correction Date ٥ Ş

Cirrus Confidential Business Information

CL 42019

May 1991

September, 1997

CI.-PX1080 ModeDAC

CL.FX 1000 MADADACT

*≟*. :

4.9.3 VGR Video Gemma Address Read

0-026 (194, MCA Modes) (194, MCA Modes) (Coprocessor Modes) FO Arthus Bass Index Register Direct Address

.

Register VOR is a modulo 234 counter that specifies the nest 24 bit video gamma palette color to be seed on the nest sead operation to register VOD. VOR specifies the same palette cobb for read cycles ft. 0, end B. Alter the seed cycle B. It automatically increments by one to apecify the nest palette cycle.

|   | • |                     |
|---|---|---------------------|
|   |   |                     |
|   |   |                     |
| 2 |   |                     |
|   |   | eortptien           |
|   | - | Access Reset Desert |
|   | - | 1000 Rees           |
|   |   | DH & Acc            |

Reed Address Byte address of garrens palene RAM ž ś Ş

The graphics overlay controls comprise: 4.8 Graphics Overlay Control

• an 8 bit Graphics Overlay Opcode — register GOC;

a 32 bit Graphics Chroma Key — registers GCKc;

e 32 bh Graphics Key Mask — registers GKMc.

. en 6 1 multplerer.

The CL. PX 2000 can be viewed as a dual mage formatier. The graphics image is in front, the video image

Every graphics plast to either opaque or transparent.

If the graphics pixel is opaque, its graphics color information is displayed on the screen.
 If the graphics pixel is transperent, the color information of the video pixel behind is displayed on the

The graphics overlay controls determine which graphics pisots are insusperent, based on a combination of two overlay control bestures:

a TAG bit component in the video plust data, which is generaled curation the Ct. PX2080;

the graphics COLOR hay swinds, which is generated by ANDing the graphics phot data with the CKM register, then comparing the needle ageinst the OCK register.

Sepamber, 1993

Ξ

2

2

Pixel Semiconductor

481 GOT Grapher (Noring Deceta

2,600 (154 MCA Windows)
(154 MCA Windows)
(Comprehense Windows) VO Astrono Bosa indea Regisie Overt Addissa

GOC is an 8 bit velve that imputs to an 8 it multiplates. The select signals to the multiplates — the TAG bit and the graphics COI ORI key maid) — determine which of the eight bits become the temperancy commit by earth picalitims. A high bit bit register GOC enables viboo and makes graphics transperent. This value selects the graphics path and sproves viboo lipput stream.

| _ |   |   |
|---|---|---|
|   | - |   |
|   |   |   |
|   | - |   |
|   |   |   |
|   |   |   |
|   | - |   |
| 1 |   |   |
|   |   | • |
|   |   |   |

Const. of behaves for 1 (1 A.) Teble 5 2 GOC Centrel Bri Mepping

| 91 0 | 0 - 0 - 0 - | 9 - 0 0 |
|------|-------------|---------|
|      |             |         |

Cirrus Confidential Business Information

CL 42020

:

~

CI.PX2000 MALEDAC

C.L.FX10HO Medadace

<u>-</u>:- :

4.6.2 OCKe: Oraphics Chroms Key (ISA, MCA Modes VO Addess

(ISA, MCA Modes) Base Index Register

Direct Address

0-42E (DCKR) Oughts Cheme Key Red)
0-42E (DCKR) Oughts Cheme Key Red)
0-42E A (DCKR) Oughts Chemes Key Red)
0-62E A (DCKR) Oughts Cheme Key Red)
0-62E Oughts Cheme Key Red)
0-62E Oughts Cheme Key Red)
0-63E (DCKR) Oughts Cheme Key Bed)
0-10 (DCKR) Oughts Cheme Key Bed)
0-10 (DCKR) Oughts Cheme Key Red)

When the CL PR2000 uses the 8-bit VGA port for graphics date, the date in registers GCKc is compared against four adjacent graphics plast. GCKR is convect to the least adjacent plust.

When the CL PR2000 uses the 32-bit graphics port, the date in registers GCKc is used as specified by the PCLK SCLK ratio. Registers GCKR, GCKG, and GCK8 control the Oraphics Chroma Key function

4 8 F # OCKR: Graphice Chrome Key Red

| 1       |           | -        |  |   | 5   |   |   | ļ |   | i        |   |          | ! |   |
|---------|-----------|----------|--|---|-----|---|---|---|---|----------|---|----------|---|---|
|         | $\dashv$  | •        | -  | •                                       | ┪   |   |   |   | - | _        | - | -        | • | ĺ |
|         | Access    | A se     | Access Reset Description                 | floa                                    |     |   |   |   |   |          | İ | İ        |   |   |
| ٥       | P.        | ٥        | СКЯ                                      | Chroma Key Red                          | 1 2 | , |   | ĺ | i |          |   |          |   |   |
| 1111    | OCKO:     | Orașelie | Chromo                                   | 4.8.2.2 GCKG: Oruphico Chroma Key Green |     | j |   |   |   |          |   | ŀ        | F |   |
|         |           |          |  |   | 8   |   |   |   |   |          |   |          |   |   |
|         | Н         | •        | -  |   | П   |   |   | L | - | $\vdash$ | - | +        | • |   |
|         | Access    | Poor E   | Access Reset Description                 | ų.                                      |     |   |   |   |   | ۱.,      |   | 1        |   |   |
| ę.      | <b>P</b>  | 0        | CH CH CH CH CH CH CH CH CH CH CH CH CH C | Chroma Key Green,                       | Í   | Í | l | 1 |   | ł        | İ | 1        |   |   |
| 4.0.2.9 | OCKB:     | Oraphie  | 4.8.2.3 OCKB: Oraphies Chroma Kay Blue   | Ray Br                                  |     |   |   |   |   | I        |   |          |   | 1 |
|         |           |          |  |   | 2   |   |   |   |   |          |   | ı        |   |   |
| -       | H         |          | -  |   | П   |   |   |   | - | $\vdash$ | - | $\vdash$ |   |   |
| 1       | Access    | 200      | Access Reset Desertation                 | ş                                       |     |   |   |   |   |          |   | 1        | 1 | 1 |
| 9,      | <b>PA</b> | •        | 8  | Chroma Key Blue.                        | 1   | ž |   |   |   |          |   |          |   |   |
|         |           |          |  |   |     |   |   |   |   |          |   |          |   |   |

Sepamber, 1997

September, 1997

May 1991

0-07 (C (Navid O service key Mais Rad)
0-07 (D (Navid O service key Mais Orsea)
0-07 (A (Navid O service key Mais Orsea)
1-07 (A (Navid O service key Mais Orsea)
1-07 (A (Navid O service key Mais Orsea)
1-07 (A (Navid O service key Mais Orsea)
1-07 (A (Navid O service key Mais Orsea)
0-10 (A (Navid O service key Mais Orsea)
0-11 (A (Navid O service key Mais Orsea)
0-11 (A (Navid O service key Mais Orsea) I'SA UCA Under I'S BY A Bridges 10 3 ORMe Oraphica Roy Mosb Pisel Semiconductor Rom hides Dage'er Der 104 mg

Registers GRAM GRAMS and GRAMS considering Graphics Cotty Key Mesh Unciton

When the CI PX7080 uses the 8 ht VGA bound graphics date, the distance of RMC is ANDed ash but adjacent graphics pitals. GRMR is compared to the least agrees fix Mr. is ANDed by the CI PX7080 uses the 12 by graphics por the date in registers. GRMs is used as specified by the PCI R CI IX says.

| 9.6      |
|----------|
| *        |
|          |
| G. sohir |
|          |
| -        |

| , |       |          | •                                   |            |   |   |   |   |  |   |   |   |   |
|---|-------|----------|-------------------------------------|------------|---|---|---|---|--|---|---|---|---|
| 2 | \$    | -        | AW 1 KR KI                          | 100        |   |   |   |   |  |   |   | 1 |   |
| = | ON BE | Oraphic  | 4837 GRMG: Graphice Key Mach Green  | A Green    | 1 |   |   |   |  | 1 | 1 |   | 1 |
|   |       |          |                                     |            | 3 |   |   |   |  |   |   |   |   |
| - | Н     | -        | -                                   |            | П | - | П |   |  |   |   |   |   |
| 3 | Accon | Rosel    | Access Read Description.            | Lo         | ı |   |   |   |  |   |   |   |   |
|   | P.    | -        | 0                                   | Mask Green | 5 |   |   |   |  |   |   |   |   |
|   | GKAN  | Graphica | 4 0.3.5 GKMB Graphics Key Mesh Blue | Phre       |   |   |   |   |  |   | ľ |   |   |
|   |       |          |                                     |            | 3 |   |   |   |  |   |   |   |   |
| - | Н     | -        | -                                   | •          | H | - |   | - |  | - |   |   |   |
|   |       |          |                                     |            |   |   |   |   |  |   |   |   |   |

CL.FX2010 Mc&aDAC

4.7 Cursor Positioning

4.7.1 CXb; Cursor It Position

(19A, MCA Wodes) Bern Indes Register Oherd Address VO Address

8 bit registers C.R.L. and C.X.H. specify the X position of the bottom right comer of the cursor relative to the

4.7.1.1 CRL: Cursor & Position, Low Byte

Cirrus Confidential Business Information

| PREUMENARY      |
|-----------------|
|                 |
| Separaber, 1991 |

2

May 1001

CL 42021

=

2

September, 1997

2

Ĕ

Germin Erubbe Erubbas the genme (UTe Cottor Spoons Fermal of Vitters Burn (VLV 4.2.2 fermal New Ingest date (UT NV 4.2.2 fermal New Ingest date (UT NV 4.2.2 fermal New Ingest date (UT NV 4.2.2 fermal NV 4.2.2 fermal NV 4.2.2 fermal (UT NV 4.2.2 fermal NV 4.2.2 fermal (UT NV 4.2.2 fermal NV 4.2.2 fermal (UT NV 4.2.2 fermal NV 4.2.2 f Register VFC sats up the video but interlace timing and color format controls Reserved (units as sere) ë (19A, MCA Modes) (19A, MCA Modes) (Coprocess or Modes) Access Read Description R3VD 4.7.3 VFC: Video Formet Control **2** 3 - 8 8 8 9.0 FO Address Bess Index Register Direct Address CI.FX1080 Medadac \$ \$ Ĕ CL-FX30R0 Mc&aDA(~ When C.M. a 1 and C.VII.s. O the boston mass of pitests of the russor is positioned at the inp rms of pitese Regisser Cita specify the Y position of the bottom right corner at the curdor relative to the top of the dis-ples acreen Whan CYL + Dand CYH+ O the rusor to postioned minibals you acrean, one column alove the Dirthg resel. Citiful and Citi. 40, the cures is positioned in the upper left comer off screen 4771 CTI CLASSIVE FORMION, LOW RIVE fice means Made BR# Access Reset Description THE NEW PROPERTY. IN DIA BOOM Pizel Semironductor - Out of the Vine Vine and Rem bide: Rage'er P-5-1 A80-80 ID Actions

Cirrus Confidential Business Information

A postor

6 7.9 9 CYM CURBO Y POSNION, NIGH BYTE

Access Reset Description

•

0

\$ \$

May 1991 CL 42022 2

~

<u>.</u>. .

Presidention of the state of th

₹. <del>.</del>

474 SATISTM Algomeni Deginer

My Adrians | 15th MCA Minters | Base Index Regards | 15th MCA Minters | Draw Adrians | [Crymresone Minters |

Register, Saft pring-ams browning and outgoing sync signate to the monter thiboth potenty and PCLK de-ley seame to the DAC outputs and bitemal plast populate. This programs signals 155M HSOUT, YSIN, and VSOUT to be administry pulses. BAT also sets the output sync signals VSOUT and HSOUT to allow with the DAC R. G. and 8 outputs th PCLK time units.

è

Bit Access Reset Description

The enelog circuity is powered by the AVDD votege, which is bonded est seperately from the digital power A decoupling capacitor must be standed enternelly between AVDD and VSS.

4 8 1 ASC: Analog Setup Control

FO Attens Bam Indes Register Disert Addess

The lotowing equellon applies to all values of IRIEF and autput loading

The analog RGB signels produce 0.7 voil peak white amplitude with an RREF of 8.8 mA when driving doubly feminated 73 chm bad. This process corresponds to an effective DAC output load (TR effect) of 37.5 chms. The following equation calculates IREF for various peak white volages and output loading values:

4.8 Digital to-Analog Conversion and Controls

CI-FX 2080 Modern DAC

CI. PX1040 Medadal

| Her Berte's precedured followings | In berief on Ones Peaks | Volum Proc May Political by Volum VSM - actio by VSM - actio by VSM - actio hys | Vertinal spre Coupus Post-ty<br>V SOUT - act to the<br>V SOUT - act to the | Delay Disarton of H30UT, V30UT relates to R.O. and B.  9 pre. Sgrass bahed DAC outputs 1 Spre. Sgrass ahead of DAC outputs | Daley in number of PCL Ke<br>000 No deley<br>111 7 PCL K diffuence |
|-----------------------------------|-------------------------|---|--|--|--|
| 1472 B gard 6.                    | 17. P G-16.             | - 0 -   | Varies aya   | Dolay Disact   | Delay in num<br>000<br>111   |
| Ī                                 | EKD.                    | <u> </u>  | ASOA   | <b>10</b> 04   | Y K  |
| •                                 |                         | •   | ο,   | 6  | 8  |
| *                                 | ž                       | *   | RW   | P.W  | PA   |
| -                                 | •                       | •   |  | •  | 2  |

Cirrus Confidential Business Information

|   | 7,0   | Ŧ |                               |                                | Normal operation<br>Powers drawn the C1. Priman Pink. | The second secon |  | n<br>akoj efouliry.                                     |  |
|---|-------|---|-------------------------------|--------------------------------|---|--|--|---|--|
| Register ASC sets up the DAC and analog output. | ASA   | - | ptien                         | RSVO Reserved (units as sero). | Clack Off Normal operation                            | Peneroad (v  | 1924-Br Deta<br>0 18 to DAC<br>1 24-br DAC | DAC OF Normal operation 0 Desibles the evalual choultry |  |
| e DAC and                                       |       | - | Descri                        | P35                            | 8   | RSVO   | ž  | 900   |  |
| e do etes :                                     | COFF  | - | 30 B00                        | •                              | 0   | •  | •  | 0   |  |
| Register ASC                                    | DV6 W | • | Bh & Access Reset Description | 7 RVW                          | RAW.  | 12 RW  | t RvW                                      | 8vw   |  |

May 1981

CL 42023

•

September, 1993

.

Prest Demirandurios

. 9 Reserved Registers

I'S BUT BANK 10 444 01

I'S BY BUNDER As the same and

0:10 (R3V) Reserved 0:10 (R3V) Reserved 0:10 (R3V) Reserved 0:11 (R3V) Reserved D.ors And-ma

Regiseranski RSV2 RSV3 and RSV4 are reserved

Acress Reset Description

RSVD Reserved (units as seral

٤

\*

Cirrus Confidential Business Information

CL 42024

CI.FX1080 Moderator

CI.PX1000 M.A.DAC

# 5. ELECTRICAL SPECIFICATIONS

5.2 CL-PX2000 DC Specifications (Digital) Leed Tomperature (10 eappoints).

Workings on any phileshi respect to ground

Power Supply Voltage

·0 S Vols to V6d.0 S Vols

buc = 3.2 mA buc = 200 pA 3/bp Nomher Normal Operation ta - 4 mA A 60.00V ŧ 5 ≨ 7 9 bout Les Wage CAOS bout High Wange CAOS Power Butter Voluge Debet High Volume Order High Volume Poul Les Volupe

NOTE: 1) by the sem of by + DACtys + CLKtys. by I must be +200ms (perchape constraint)
2) DACY85 must not exceed Vigs.

May 1981

8

September, 1997

Pisel Bemirondurior

3.3 CL.PR2080 DC Specifications (RAMDAC)

VIN . 14 14 1 . O to 10f where transmess speniteds

ž Ĭ Po:01010

Mormal Operator Conditions Motes 1 2 7 00 ž £ 0 DAC Reference Curer Perce Supply Voluge DAC Supply Compre 9 mbel DACVOO 8 0 0

to before proper DAT greater أأطحه مانقال بداعية فيكموه الدد يوامراهم أساء بناور يقابعه فيخلق فيكونك أو فجيسه البهاق grandered Till fig. Inn is speed add alls the Priva analog autour (A O) and baded with 33 B shree 21 In the Chris med to state in a period of 100 and office

9 4 CL-P #2040 DAC Characteristics

امرين - ١٨١٤ ١٠- قريم التر السودة للتحصيمة والعديها

Vo + 1 V Bental - Ve MAR Notes 2.3.6 Notes 123 Notes 2 3 4 Notes 2.3.5 Notes 2.3.0 Holes 2.3.8 Notes 2,3,6 Notes 8.7 or vo 5 2 2 £ E € 3 • 3 R 1.2 5 Ķ Ĕ Anaby Output Reaf of the Ctack and Data Feedthrough Aneby Output Setting time DAC to DAC Variability DAC to DAC Crosstalk Output Capacitance Aneby Output Deby Anaby Output Show Outro Curen Offich Impulse Peremeter Removement

1) to b measured from the 50% point of VDCI K to 80% point of full acets transition 8) Load is 37,5 ohms and 30 pf per analog output

4) ig. It measured from 10% to 80% full scale 5) ig it measured from 50% point of full scale hearshon to output remaining within 2% of final value

6) Overve braded benitarily. I) About the mid point of the delibulion of the three DACs measured at luft scale deflection.

May 1891

CL. FX 2080

CL.FX3000 M. &aDACT

5.9 AC Characteristics/Timing Information

This section brokes system timing tequirements for the CL-PX2000. Timings are provided in nerosas: onds [ns] at TTL input levels with the ambient temperature verying from 0 to 70C, and V<sub>CC</sub> verying from 4 75 to 5 25V DC.

MOTE: 1 Attivities essums a bad of 50 pf.
2 Tit dynab are measured at I'll threshold CMOS dynab are measured at CMOS threshold 1 1 t Index of Timing Information

8 pmc, RIGB, and GSD(23 of an Outputs Deby from PCI Kn... Syme, ROB, and OSO(73 4) as Outpute Dalay it am PCL Key Table 8-4)... Clocks no Impute (LCL Ke 1:1 Mus Rein/Table 6.3) Oraphics Part Interface Timbre Flyne & ? CWD' Thring (MCA Bus).... Three to to the links first Bus Read Cyde (MCA Bue) 10 Thing, 13A Bus CMO' Timbre (MCA BusyTable & 2). to During (19.4 BusyToble & 1)..... With Theiry (ACA BusyTable 8-7). Road Cycle (SICA BusyTable 5.8)... Cledia se inpute. f b... 5 0 f pare \$ 3 Flyne 5.5 f by 5 4

> Cirrus Confidential Business Information

6

September, 1997

6

CL 42025

•

May 1991

September, 1997

NOTE: 2) The bar byte address builter 3 t 1 on page 31 for additional 8 8 ij 8 CI.PX1080 ModedAC CL.FX1080 ž Ĭ Delay 10R110W arise to Of N' adhe DDIR drange Dets OR OW backs to Of it hardes [N) IR day South three seld address to IDR (IDW) action DR mertie is fives State deby Add as the time from OR OW astern Send five date and as OW heave

Delay 104' active to data and bus 2 Date; OR' active to date out with

fable 9 1 tO Timing (Cl. Bus) 9.9.9 to tering (154 Bus)

₹. £

Cirrus Confidential Business Information

Figure 9-1. HO Timbing, 19.4 Bus

4

CL 42026

=:] Figure 5-2, CMD\* Timing (MCA Bue) ğ 4 ξį CL.PX1000 WALDACT

RISIRIR

CVD pulse with Add-one had from CVD's advan Status hold from CWO's assive

NOTE 11 See Wite Cjrk and Read Cyde dagrams to date limby with respect NCMD:

Cirrus Confidential Business Information

CL 42027

Semiconductor

CL. FYJOHO MALDAE

ĭ

Ĭ 8

Profes

Setup time addiess valid to CVD: adies

Status active setup to CWD's active

Table 1.7 CMD' Timing (MCA flue) 111 Haring (MCA Bus)

CI. FX 1000 M. d. D. D. C. 5 2 ¥ 1 = = 2 = 3 John 9 9 Checks as beganne il Cinc. 1 1 Mais Rate) 9.9.4 Clorks as beards || Cliff. 1.1 MAIN Date) = Hgh Persol (Note 1) PCLHO ton Period (Note 1) P.C. 10 Cyde Ibra 70.81 PCLKO i ci VCLK PCLK ICK

CL-FX1000 Mc&sDAC

Table 5-4. Syne, RGB, and GSD[23:0] se Outputs Deby from PCLKn 9.9.9 Syne, ROB, and OBD[23 of as Outputs Delay from PCLKn Figure 5-3, Cleate se trpute

|                |  | The Care of the Care |               | •               |
|----------------|--|----------------------|---------------|-----------------|
| lymbol         | Peremotor  | i                    | MA            | 1               |
|                | PCL Kn rbe to R.O.B output delay   |                      | ,             |                 |
| _              | R.O.B export rhedad  | \$                   |               |                 |
|                | R.O.B event full scale setting three   |                      | 1818          |                 |
| ,              | PCLK ries to VSOUT, HSOUT event deby   |                      |               | 2   1           |
|                | PCLK ries to 050\$755 septed dates   |                      | 2 8           | 2               |
| of shown       |  |                      |               | 2               |
| un shown       | of from R.O.S sept to SENSE output delay   |                      |               |                 |
| -<br>ي<br>و    |  |                      |               |                 |
|                | transform.   |                      | X to the SOLE | ohi of had east |
| h -            | 2) Seating time is measured from the SO's, point of hel-coate transition to the extput remaining within at 1 LSB.  | e transfer to (      | he extend com | Jahry welch a   |
| # <del>-</del> | 3) Output destitibition is measured between the 10% and 80% points of his book is entitled. It is multipleates made, ROM date is destined and security to the second to th | O's points of a      | d rost tend   | 5               |
| •              | A DO WE SUBSTITUTE OF THE STATE | A seement of         |               |                 |


Cirrus Confidential Business Information

1) LCLK and SCLK syde and pulse width three are multiplied by 2.4.8 in 2:1.4.1.8 i multiplishing modes respectively.

VCLK וכוע

May 1901

CL 42028



٠ ـ -

Cirrus Confidential
Business Information

May 1991 MOTE: 1)SCIX thinky relate to PCLX does not apply when in 1-1 multiplaning mode. In this mode, date is obsided in and out raining and not spind mode, date is obsided in and out raining and no spinds mode in the participant. CL 42029


Pirel Bemicanductor

Pigure 5.4. Sync, ROB, and 030(73.0) as Outputs Dalby from PCLKn

Table 5 9 Graphice Pert hiertace Ilming 110 Graphte Pert hiertere Hming

05 45 MMt 85.45 MMt

| Prebot    | Parameter   | Ī | 1    | 5  |
|-----------|---|---|------|----|
| ا -       | LCLK thes to SCLK this agrich/online and up three | - |      | 2  |
|           | SCLM rise to LCLM rise synchroneer hold lives     | 0 |      | 2  |
| اء        | PCLKn des to SCLK autput delay                    | 9 |      | 2  |
| او        | Graphics data, control to LCLK ribs setup time    | 2 | R    | 2  |
|           | Oraphics data, control to LCLK rise setup time    | 8 |      | 5  |
| ned shown | A.O.B output full ecate settling time             |   | 1315 | \$ |
| not shown | R.O.B output to SENSE * output deby               |   | -    | 3  |
|           | PCLK rise to VSOUT, HSOUT output deby             | 0 | 9    | 2  |
|           | PCLK Has to 050(2) of output delay                | • | 2    | \$ |
|           |   |   |      |    |



<u>۔</u> آ

₹, ;

Paoi

CL - PX 2080 - 65 QC - A الاسماء ومناميني في وال الاكاراق الدوائية ابتاده بي المسود 7. ORDERING INFORMATION

Cirrus Confidential Business Information

CL 42031

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

| ☐ BLACK BORDERS                                   |        |
|---|--------|
| IMAGE CUT OFF AT TOP, BOTTOM OR SIDES             | ÷      |
| ☐ FADED TEXT OR DRAWING                           |        |
| BLURRED OR ILLEGIBLE TEXT OR DRAWING              | + .7   |
| ☐ SKEWED/SLANTED IMAGES                           |        |
| ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS            |        |
| ☐ GRAY SCALE DOCUMENTS                            |        |
| ☐ LINES OR MARKS ON ORIGINAL DOCUMENT             |        |
| ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR Q | UALITY |
| OTHER:  |        |

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.